AI Chips: What They Are and Why They Matter

An AI Chips Reference
Table of Contents

Introduction and Summary 3
The Laws of Chip Innovation 7
  Transistor Shrinkage: Moore’s Law 7
  Efficiency and Speed Improvements 8
  Increasing Transistor Density Unlocks Improved Designs for Efficiency and Speed 9
  Transistor Design is Reaching Fundamental Size Limits 10
The Slowing of Moore’s Law and the Decline of General-Purpose Chips 10
  The Economies of Scale of General-Purpose Chips 10
  Costs are Increasing Faster than the Semiconductor Market 11
  The Semiconductor Industry’s Growth Rate is Unlikely to Increase 14
Chip Improvements as Moore’s Law Slows 15
  Transistor Improvements Continue, but are Slowing 16
  Improved Transistor Density Enables Specialization 18
The AI Chip Zoo 19
  AI Chip Types 20
  AI Chip Benchmarks 22
The Value of State-of-the-Art AI Chips 23
  The Efficiency of State-of-the-Art AI Chips Translates into Cost-Effectiveness 23
  Compute-Intensive AI Algorithms are Bottlenecked by Chip Costs and Speed 26
U.S. and Chinese AI Chips and Implications for National Competitiveness 27
Appendix A: Basics of Semiconductors and Chips 31
Appendix B: How AI Chips Work 33
  Parallel Computing 33
  Low-Precision Computing 34
  Memory Optimization 35
  Domain-Specific Languages 36
Appendix C: AI Chip Benchmarking Studies 37
Appendix D: Chip Economics Model 39
  Chip Transistor Density, Design Costs, and Energy Costs 40
  Foundry, Assembly, Test and Packaging Costs 41
Acknowledgments 44
Introduction and Summary

Artificial intelligence will play an important role in national and international security in the years to come. As a result, the U.S. government is considering how to control the diffusion of AI-related information and technologies. Because general-purpose AI software, datasets, and algorithms are not effective targets for controls, the attention naturally falls on the computer hardware necessary to implement modern AI systems. The success of modern AI techniques relies on computation on a scale unimaginable even a few years ago. Training a leading AI algorithm can require a month of computing time and cost $100 million. This enormous computational power is delivered by computer chips that not only pack the maximum number of transistors—basic computational devices that can be switched between on (1) and off (0) states—but also are tailor-made to efficiently perform specific calculations required by AI systems. Such leading-edge, specialized “AI chips” are essential for cost-effectively implementing AI at scale; trying to deliver the same AI application using older AI chips or general-purpose chips can cost tens to thousands of times more. The fact that the complex supply chains needed to produce leading-edge AI chips are concentrated in the United States and a small number of allied democracies provides an opportunity for export control policies.

This report presents the above story in detail. It explains how AI chips work, why they have proliferated, and why they matter. It also shows why leading-edge chips are more cost-effective than older generations, and why chips specialized for AI are more cost-effective than general-purpose chips. As part of this story, the report surveys semiconductor industry and AI chip design
trends shaping the evolution of chips in general and AI chips in particular. It also presents a consolidated discussion of technical and economic trends that result in the critical cost-effectiveness tradeoffs for AI applications.

In this paper, AI refers to cutting-edge computationally-intensive AI systems, such as deep neural networks. DNNs are responsible for most recent AI breakthroughs, like DeepMind’s AlphaGo, which beat the world champion Go player. As suggested above, we use “AI chips” to refer to certain types of computer chips that attain high efficiency and speed for AI-specific calculations at the expense of low efficiency and speed for other calculations. *

This paper focuses on AI chips and why they are essential for the development and deployment of AI at scale. It does not focus on details of the supply chain for such AI chips or the best targets within the supply chain for export controls (CSET has published preliminary results on this topic¹). Forthcoming CSET reports will analyze the semiconductor supply chain, national competitiveness, the prospects of China’s semiconductor industry for supply chain localization, and policies the United States and its allies can pursue to maintain their advantages in the production of AI chips, recommending how this advantage can be utilized to ensure beneficial development and adoption of AI technologies.

This report is organized as follows:

Industry Trends Favor AI Chips over General-Purpose Chips

From the 1960s until the 2010s, engineering innovations that shrink transistors doubled the number of transistors on a single computer chip roughly every two years, a phenomenon known as Moore’s Law. Computer chips became millions of times faster and more efficient during this period. (Section II.)

* Our definition of “AI chips” includes graphics processing units (GPUs), field-programmable gate arrays (FPGAs), and certain types of application-specific integrated circuits (ASICs) specialized for AI calculations. Our definition also includes a GPU, FPGA, or AI-specific ASIC implemented as a core on system-on-a-chip (SoC). AI algorithms can run on other types of chips, including general-purpose chips like central processing units (CPUs), but we focus on GPUs, FPGAs, and AI-specific ASICs because of their necessity for training and running cutting-edge AI algorithms efficiently and quickly, as described later in the paper.
The transistors used in today’s state-of-the-art chips are only a few atoms wide. But creating even smaller transistors makes engineering problems increasingly difficult or even impossible to solve, causing the semiconductor industry’s capital expenditures and talent costs to grow at an unsustainable rate. As a result, Moore’s Law is slowing—that is, the time it takes to double transistor density is growing longer. The costs of continuing Moore’s Law are justified only because it enables continuing chip improvements, such as transistor efficiency, transistor speed, and the ability to include more specialized circuits in the same chip. (Section III and IV.)

The economies of scale historically favoring general-purpose chips like central processing units have been upset by rising demand for specialized applications like AI and the slowing of Moore’s Law-driven CPU improvements. Accordingly, specialized AI chips are taking market share from CPUs. (Section V.)

AI Chip Basics

AI chips include graphics processing units (GPUs), field-programmable gate arrays (FPGAs), and application-specific integrated circuits (ASICs) that are specialized for AI. General-purpose chips like central processing units (CPUs) can also be used for some simpler AI tasks, but CPUs are becoming less and less useful as AI advances. (Section V(A).)

Like general-purpose CPUs, AI chips gain speed and efficiency (that is, they are able to complete more computations per unit of energy consumed) by incorporating huge numbers of smaller and smaller transistors, which run faster and consume less energy than larger transistors. But unlike CPUs, AI chips also have other, AI-optimized design features. These features dramatically accelerate the identical, predictable, independent calculations required by AI algorithms. They include executing a large number of calculations in parallel rather than sequentially, as in CPUs; calculating numbers with low precision in a way that successfully implements AI algorithms but reduces the number of transistors needed for the same calculation; speeding up memory access by, for example, storing an entire AI algorithm in a single AI chip; and using programming languages built specifically to efficiently translate AI computer code for execution on an AI chip. (Section V and Appendix B.)
Different types of AI chips are useful for different tasks. GPUs are most often used for initially developing and refining AI algorithms; this process is known as “training.” FPGAs are mostly used to apply trained AI algorithms to real-world data inputs; this is often called “inference.” ASICs can be designed for either training or inference. (Section V(A).)

Why Cutting-Edge AI Chips are Necessary for AI

Because of their unique features, AI chips are tens or even thousands of times faster and more efficient than CPUs for training and inference of AI algorithms. State-of-the-art AI chips are also dramatically more cost-effective than state-of-the-art CPUs as a result of their greater efficiency for AI algorithms. An AI chip a thousand times as efficient as a CPU provides an improvement equivalent to 26 years of Moore’s Law-driven CPU improvements. (Sections V(B) and VI(A) and Appendix C.)

Cutting-edge AI systems require not only AI-specific chips, but state-of-the-art AI chips. Older AI chips—with their larger, slower, and more power-hungry transistors— incur huge energy consumption costs that quickly balloon to unaffordable levels. Because of this, using older AI chips today means overall costs and slowdowns at least an order of magnitude greater than for state-of-the-art AI chips. (Section IV(B) and VI(A) and Appendix D.)

These cost and speed dynamics make it virtually impossible to develop and deploy cutting-edge AI algorithms without state-of-the-art AI chips. Even with state-of-the-art AI chips, training an AI algorithm can cost tens of millions of U.S. dollars and take weeks to complete. In fact, at top AI labs, a large portion of total spending is on AI-related computing. With general-purpose chips like CPUs or even older AI chips, this training would take substantially longer to complete and cost orders of magnitude more, making staying at the research and deployment frontier virtually impossible. Similarly, performing inference using less advanced or less specialized chips could involve similar cost overruns and take orders of magnitude longer. (Section VI(B).)

Implications for National AI Competitiveness

State-of-the-art AI chips are necessary for the cost-effective, fast development and deployment of advanced security-relevant AI systems. The United States and its allies have a competitive advantage in several semiconductor industry sectors necessary for the production of these chips. U.S. firms dominate AI
chip design, including electronic design automation (EDA) software used to design chips. Chinese AI chip design firms are far behind and are dependent on U.S. EDA software to design their AI chips. U.S., Taiwanese, and South Korean firms control the large majority of chip fabrication factories (“fabs”) operating at a sufficiently advanced level to fabricate state-of-the-art AI chips, though a Chinese firm recently gained a small amount of comparable capacity. Chinese AI chip design firms nevertheless outsource manufacturing to non-Chinese fabs, which have greater capacity and exhibit greater manufacturing quality. U.S., Dutch, and Japanese firms together control the market for semiconductor manufacturing equipment (SME) used by fabs. However, these advantages could disappear, especially with China’s concerted efforts to build an advanced chip industry. Given the security importance of state-of-the-art AI chips, the United States and its allies must protect their competitive advantage in the production of these chips. Future CSET reports will analyze policies for the United States and its allies to maintain their competitive advantage and explore points of control for these countries to ensure that the development and adoption of AI technologies increases global stability and is broadly beneficial for all. (Section VII.)

The Laws of Chip Innovation

All computer chips—including general-purpose CPUs and specialized ones like AI chips—benefit from smaller transistors, which run faster and consume less energy than larger transistors. Compared to CPUs, AI chips also gain efficiency and speed for AI applications through AI-optimized designs. However, at least while transistor shrinkage came at a fast rate and produced large speed and efficiency gains through the late 2000s, the value of specialized designs remained low and CPUs were the dominant chip. However, Moore’s Law is close to driving transistors to fundamental size limits at atomic scales. For a basic introduction to chips, see Appendix A.

Transistor Shrinkage: Moore’s Law

Moore’s Law states that the number of transistors in a chip doubles about every two years. Technical innovations that shrink transistors allow increased transistor density. Moore’s Law was first observed in the 1960s, and it held until the 2010s, when improvements in transistor density began slowing. Today, leading chips contain billions of transistors, but they have 1.5 times fewer transistors than they would have if Moore’s Law had continued.2
Transistor density increases occur in generations, or “nodes.” Each node corresponds to the transistor size (expressed in terms of length) that allows a doubling of transistor density relative to the previous node.fabs began “risk production,” i.e. experimental production, of the latest node of 5 nanometers (“nm”) in 2019, with mass production expected in 2020. The previous leading nodes were 7 nm and 10 nm.

A companion principle to Moore’s Law says that because smaller transistors generally use less power than larger ones, as transistor density increases, power consumption per unit chip area remains constant. However, transistor power reduction rates slowed around 2007.

**Efficiency and Speed Improvements**

CPU speed has improved prodigiously since the 1960s due in large part to Moore’s Law. Greater transistor density improved speed primarily via “frequency scaling,” i.e. transistors switching between ones and zeros faster to allow more calculations per second by a given execution unit. Because smaller transistors use less power than larger ones, transistor switching speeds could be increased without increasing total power consumption. Figure 1 shows transistor density, speed, and efficiency improvements since 1979.

Between 1978 and 1986, frequency scaling drove 22 percent annual increases in speed. Then, between 1986 and 2003, speed increased by 52 percent annually, due to frequency scaling and design improvements enabling simultaneous calculations to be performed through parallel computing. As frequency scaling slowed, parallelism enabled by multi-core designs powered 23 percent annual speedups between 2003 and 2011. Exploitation of the final remnants of available CPU parallelism brought 12 percent annual gains between 2011 and 2015, after which progress on CPU speed slowed to three percent per year.

Efficiency has also improved dramatically. Because decreased transistor size reduces power use per transistor, overall CPU efficiency during peak chip usage doubled every 1.57 years until 2000. Since then, due to the slowing of transistor power reduction, efficiency has doubled every 2.6 years, equivalent to a 30 percent per year efficiency improvement.
Increasing Transistor Density Unlocks Improved Designs for Efficiency and Speed

As transistors shrink and density increases, new chip designs become possible, further improving efficiency and speed. First, CPUs can include more and different types of execution units optimized for different functions. Second, more on-chip memory can reduce the need for accessing slower off-chip memory. Memory chips such as DRAM chips likewise can pack more memory. Third, CPUs can have more space for architectures that implement parallel rather than serial computation. Relatedly, if increased transistor density enables smaller CPUs, then a single device can house multiple CPUs (also called multiple “cores”), which each run different computations at once.

In the 1990s, design improvement lagged behind transistor density improvement because chip design firms struggled to exploit design possibilities unlocked by rapidly increasing transistor availability. To get around this bottleneck, design firms focused comparatively more on trailing nodes (chips several generations behind the leading-edge), outsourced the brute-force work of creating a large number of chip designs to lower-paid engineers abroad, reused portions (“IP cores”) of previous designs, and used EDA software to translate high-level abstract designs—easier for design engineers to work with—into concrete transistor-level designs.
Transistor Design is Reaching Fundamental Size Limits

As transistors have shrunk to sizes only a few atoms thick, they are fast approaching fundamental lower limits on size. Various physics problems at small scales also make further shrinkage more technically challenging. The first significant change arrived in the 2000s when the transistor’s insulative layer became so thin that electrical current started leaking across it.¹⁶ Engineers used new, more insulative materials and stopped shrinking the insulative layer even as other components continued to shrink.¹⁷

More dramatic structural changes followed. From the 1960s to 2011, key transistors were manufactured as thin layers stacked on top of each other.¹⁸ Yet even the more insulative materials could not prevent leakage. Instead, engineers replaced this planar arrangement with a more complex three-dimensional structure. This new structure has been dominant from the 22 nm node—released in 2011—to the current 5 nm node.¹⁹ However, beyond 5 nm, even this structure leaks. A completely new structure has been developed for the future 3 nm node;²⁰ it includes components measuring only a few atoms in thickness, making further shrinkage beyond 3 nm challenging.²¹

The Slowing of Moore’s Law and the Decline of General-Purpose Chips

Today, the trends that sustained CPU progress and primacy over specialized chips are ending. Technical difficulties are increasing the costs of Moore’s Law improvements at a faster rate than the growth of the semiconductor market. Ultimately, these economic and technical factors suggest actual transistor densities will fall further behind what Moore’s Law predicts and that we may reach the point of no further significant improvements in transistor densities.²²

The Economies of Scale of General-Purpose Chips

The steady improvement in transistor-switching speeds and transistor power reduction favored CPUs over specialized chips. In the era of general-purpose chip dominance, specialized chips could not generate enough sales volume to recoup steep design costs.²³ Specialized chips earn their task-specific improvements over CPUs from design. But when rapid frequency scaling was still producing large speed and efficiency benefits, the computing premium from specialized chips was quickly erased by next-generation CPUs, whose
costs were spread across millions of chip sales.\textsuperscript{24} Today, the slowing of Moore’s Law means that CPUs no longer quickly improve. This results in longer useful lifetimes of specialized chips, making them more economical.

\textit{Costs are Increasing Faster than the Semiconductor Market}

Increasing technical difficulties at small scales have driven up the costs of high-end semiconductor research and development across the supply chain. Different sectors of the semiconductor industry have localized in different regions based on their comparative advantages.\textsuperscript{25}

The highest-value sectors, particularly SME, fabs, and chip design, have seen especially steep rates of cost growth and consolidation.\textsuperscript{26} Annual growth rates in the cost of semiconductor fabrication facilities (eleven percent) and design costs per chip (24 percent) are faster than those of the semiconductor market (seven percent).\textsuperscript{27} And the approximate number of semiconductor R&D workers has been increasing seven percent per year.

Since the early 2000s, the growth rate of semiconductor fabrication costs, including costs of fabs and SME, has trended at 11 percent per year. Fixed costs increasing faster than variable costs has created higher barriers of entry, squeezing fab profits and shrinking the number of chipmakers operating fabs at the leading nodes.\textsuperscript{28} Figure 2 shows increasing construction costs of the largest fabs owned by Taiwan Semiconductor Manufacturing Company (TSMC). Currently, there are only two chipmakers at the 5 nm node: TSMC in Taiwan and Samsung in South Korea. Intel follows at 10 nm with plans to introduce the 7 and 5 nm nodes; GlobalFoundries and Semiconductor Manufacturing International Corporation (SMIC) lag at 14 nm (see Table 1).\textsuperscript{29}
Costs of photolithography tools, the most expensive and complex segment of SME, have risen from $450,000 per unit in 1979 to $123 million in 2019. And only one photolithography company, ASML in the Netherlands, now sells photolithography equipment capable of manufacturing the smallest 5 nm transistors. Nikon in Japan is the only other company making a significant volume of photolithography tools that operate at ≤90 nm (see Table 1). Eventually, increasing research and development costs for photolithography equipment and fabs at the leading node may prevent even a natural monopoly from recouping costs from the slowly growing global semiconductor market.

Table 1: Number of companies at each node

<table>
<thead>
<tr>
<th>Node (nm)</th>
<th>180</th>
<th>130</th>
<th>90</th>
<th>65</th>
<th>45/40</th>
<th>32/28</th>
<th>22/20</th>
<th>16/14</th>
<th>10</th>
<th>7</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chipmakers</td>
<td>94</td>
<td>72</td>
<td>48</td>
<td>36</td>
<td>26</td>
<td>20</td>
<td>16</td>
<td>11</td>
<td>5</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Photolithography companies</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
Meanwhile, as shown in Figure 3, multiple estimates suggest the cost of chip design has been rising exponentially. When matched with TSMC’s node introduction dates, design costs per node according to International Business Strategies (IBS) yields a 24 percent yearly cost increase. Due to their general-purpose usage, CPUs enjoy economies of scale enabling U.S. firms Intel and AMD to maintain a decades-long duopoly in CPU design for servers and personal computers (PCs), such as desktops and laptops.

As semiconductor complexity increases, demands for high-end talent drive design and fabrication cost overruns. The effective number of researchers, measured by dividing semiconductor R&D spending by wages of high-skilled workers, saw an 18x increase from 1971 to 2015. Put another way, a Moore’s Law doubling required eighteen times as much human research effort in 2015 than in 1971, representing a seven percent increase per year.

Overall design and manufacturing cost per transistor may be the best metric to measure whether transistor density improvements remain economical. This cost has historically decreased by around 20-30 percent annually. Some analysts claim that decreases have stopped past the 28 nm node introduced in 2011, while others disagree.
The Semiconductor Industry’s Growth Rate is Unlikely to Increase

Unless new chip applications cause growth rates to increase, the semiconductor industry is unlikely to see growth rates sufficient to accommodate the industry’s increasing costs. The semiconductor market is already growing at a faster rate than the world economy’s three percent rate. Currently, the semiconductor industry produces 0.5 percent of global economic output. Due in part to the trade war between the United States and China, the semiconductor market shrunk in 2019. However, it typically exhibits a year-to-year sawtooth growth trajectory, so a multi-year slowing would better indicate a slowing in long-run growth.

Chip Production at Each Node

Given the technical and economic challenges of chip production, new nodes are being introduced more slowly than in the past. Intel, the standard bearer of Moore’s Law, has indeed slowed node introduction. It introduced 32 and 22 nm nodes two years after their predecessors, consistent with Moore’s Law, but 14 nm followed three years after 22 nm, and 10 nm four years after 14 nm node chips. Yet the leading foundry services vendor, TSMC, has not slowed node introduction.

Trends in leading node chip sales volumes do not yet suggest a major slowing in the adoption of new nodes. From 2002 to 2016, TSMC’s leading node stably represented approximately 20 percent of its revenue. TSMC’s 10 nm and 7 nm nodes introduced in 2016 and 2018, respectively, also reached 25 percent and 35 percent respectively, as shown in Figure 4.

TSMC’s stable sales rates of new nodes—though slower than in the early 2000s—may mask the fact that the foundry services market as a whole is slowing adoption. TSMC has controlled roughly half of the world’s foundry services market share for the last decade. Rising production costs are reducing the number of companies at the leading node. For example, during this time, GlobalFoundries dropped out by failing to progress beyond 14 nm. If this trend is accompanied by less fab capacity at the current leading node than was the case for previously leading nodes, it would indicate that Moore’s Law is slowing.
Fabs still make chips at the old nodes shown in Figure 4 for several reasons. Fabs incur great costs to build leading fabs or upgrade old ones to manufacture chips at newer nodes, so immediately transitioning world fab capacity to leading nodes is not possible. Instead, fabs continue selling old nodes at lower prices, especially to customers for whom purchase cost is the primary criterion. Many of these customers may be less concerned about efficiency because their applications are not computationally intensive. Similarly, their applications may not require fast speeds or otherwise may complete computations fast enough on old chips. Additionally, some specialized low-volume products like analog chips require trailing nodes to remain cost-effective.49

**Chip Improvements as Moore’s Law Slows**

As Moore’s Law slows, chips continue to improve in two ways: efficiency and speed improvements of smaller transistors, and efficiency and speed improvements from advanced chip designs exploiting larger numbers of transistors per chip enabled by smaller transistor size. These advanced designs include the ability to pack more specialized cores on a single chip.50
Transistor Improvements Continue, but are Slowing

Fortunately, some speed and efficiency improvements are still available, but with considerable technical challenges. Around 2004, when the 65 nm node was reached, transistor density improvements slowed in reducing transistor power usage and increasing transistor switching speed (frequency scaling). Nevertheless, fabs report that transistor-level rather than design-level innovation continues to provide consistent, albeit slowing, improvements from node to node. TSMC and Samsung claim their 5 nm node chips improve upon the transistor speed of their 7 nm node chips respectively by 15 and 10 percent with power usage held constant and reduce power usage by 30 and 20 percent with transistor speed held constant. Figures 5 and 6 show a downward trend in TSMC’s claimed node-to-node transistor speed improvements at constant efficiency between 90 nm and 5 nm, but a flat trend in TSMC’s claimed transistor power reduction improvements. Samsung trends downward between 14 nm and 5 nm on both metrics, but we lack data at nodes larger than 14 nm. Intel sees slightly dropping transistor speed improvements, but continuing node-to-node transistor power reduction improvements from 65 nm to 10 nm. Intel has not yet introduced its 7 nm node. These improvements in speed and efficiency benefit both general-purpose chips like CPUs and specialized chips like AI chips.

Figure 5: Node-to-node transistor speed improvements
Chip design improvements now provide decreasing CPU efficiency and speed improvements. Figure 7 consolidates the speed and efficiency measurements by node, both for CPUs and for transistors. For CPUs, we use data from Figure 1. For transistors, we use data for TSMC’s and Intel’s nodes from Figures 5 and 6. The sources roughly agree on speed and efficiency improvements. TSMC’s and Intel’s reported improvements, derived from transistor-level innovation, generally match CPU improvements derived from both transistor-level and design-level innovation. The rough match implies that transistor-level innovation has continued to play a major role in CPU efficiency and speed improvements over the last 15 years, at least for the measured CPU benchmarks. Efficient designs, however, do still play a role.
**Improved Transistor Density Enables Specialization**

Besides improving transistor function, increasing transistor density enables chips to include more varieties of specialized circuits that perform different types of calculations. A chip can call upon a different specialized circuit depending on which calculation is requested. These circuits can include some optimized for AI algorithms and others specialized for different types of calculations. AI chips, which will be discussed in section V, are chips entirely specialized for AI.

Outside of the use of these specialized circuits, in recent years there has been little left to gain by adding more transistors to general-purpose chips. More transistors could theoretically enable a CPU to include more circuits to perform a larger number of calculations in parallel. However, speedups from parallelism are commonly limited by the percentage of time spent on serial computations, computations performed one after the other because the result of one computation is needed to start another. Parallel computations, conversely, are performed simultaneously. Even when only one percent of an algorithm’s calculation time requires serial calculations, 45 percent of processor energy is wasted. Unfortunately, most applications require at least some serial computation, and processor energy waste becomes too high as the serialization percentage increases. As other design improvements have slowed since the mid-2000s, multi-core designs with ever larger numbers of cores have proliferated. But multi-core designs also cannot efficiently
parallelize algorithms requiring a significant percentage of time spent on serial computations.

The AI Chip Zoo

The trend toward chips specialized for AI applications is driven by two factors. First, as discussed in Section IV, the critical improvements in semiconductor capabilities have shifted from manufacturing to design and software. Second, an increasing demand for applications like AI requires highly parallelizable, predictable computations that benefit from specialized chips. Deep neural networks (DNNs)—AI algorithms responsible for most recent AI breakthroughs—fit this bill. DNNs usually implement a type of machine learning called supervised learning, which involves two computing steps: “training” an AI algorithm based on training data (i.e. building the algorithm) and executing the trained AI algorithm (i.e. performing “inference”) to classify new data consistent with knowledge acquired from data in the training stage. The training step in particular often requires performing the same computation millions of times. As discussed in Section IV(B), improved transistor density allows more types of specialized circuits on a single chip. AI chips take this to the extreme—the layout of most or all transistors on the chip is optimized for the highly parallelizable, specialized computations required by AI algorithms.

Although analysts disagree widely on the size of the global AI chip market—2018 estimates ranged between $5 and $20 billion—they agree that the market will grow faster than for chips not specialized for AI. Until recently, a small number of firms designing general-purpose chips like CPUs dominated the logic chip design market. They enjoyed economies of scale that enabled them to reinvest into powerful new CPU designs. However, the slowing of Moore’s Law is damaging CPU producers’ economies of scale; now specialized chips have longer useful lifetime before Moore’s Law-driven CPU efficiency and speed gains overcome the benefits of specialized chips. Therefore, the ability of CPU design firms to reinvest in new designs to maintain market dominance is declining. This trend lowers barriers to entry for chip design startups—especially those focused on specialized chips.

AI chips are a common type of specialized chip, and share some features in common. AI chips execute a much larger number of calculations in parallel than CPUs. They also calculate numbers with low precision in a way that successfully implements AI algorithms but reduces the number of transistors
needed for the same calculation. They also speed up memory access by storing an entire AI algorithm in a single AI chip. Finally, AI chips use programming languages specialized to efficiently translate AI computer code to execute on an AI chip. For more detail on these techniques, see Appendix B.

While general-purpose chips include a small number of popular designs, particularly the CPU, AI chips are more diverse. AI chips vary widely in design, the applications they are suited to, efficiency and speed for different AI tasks, generality, and classification accuracy when performing inference. The following subsections categorize AI chips along these axes.

**AI Chip Types**

AI chips include three classes: graphics processing units (GPUs), field-programmable gate arrays (FPGAs), and application-specific integrated circuits (ASICs).\(^7^0\)

GPUs were originally designed for image-processing applications that benefited from parallel computation. In 2012, GPUs started seeing increased use for training AI systems and by 2017, were dominant.\(^7^1\) GPUs are also sometimes used for inference.\(^7^2\) Yet in spite of allowing a greater degree of parallelism than CPUs, GPUs are still designed for general-purpose computing.\(^7^3\)

Recently, specialized FPGAs and ASICs have become more prominent for inference, due to improved efficiency compared to GPUs.\(^7^4\) ASICs are increasingly used for training, as well.\(^7^5\) FPGAs include logic blocks (i.e. modules that each contain a set of transistors) whose interconnections can be reconfigured by a programmer after fabrication to suit specific algorithms, while ASICs include hardwired circuitry customized to specific algorithms. Leading ASICs typically provide greater efficiency than FPGAs, while FPGAs are more customizable than ASICs and facilitate design optimization as AI algorithms evolve.\(^7^6\) ASICs, by contrast, grow increasingly obsolete as new AI algorithms are developed.

Different AI chips may be used for training versus inference, given the various demands on chips imposed by each task. First, different forms of data and model parallelism are suitable for training versus inference, as training requires additional computational steps on top of the steps it shares with
inference. Second, while training virtually always benefits from data parallelism, inference often does not. For example, inference may be performed on a single piece of data at a time. However, for some applications, inference may be performed on many pieces of data in parallel, especially when an application requires fast inference of a large number of different pieces of data. Third, depending on the application, the relative importance of efficiency and speed for training and inference can differ. For training, efficiency and speed are both important for AI researchers to cost-effectively and quickly iterate research projects. For inference, high inference speed can be essential, as many AI applications deployed in critical systems (e.g. autonomous vehicles) or with impatient users (e.g. mobile apps classifying images) require fast, real-time data classification. On the other hand, there may be a ceiling in useful inference speed. For example, inference need not be any faster than user reaction time to a mobile app.

Inference chips require fewer research breakthroughs than training chips, as they require optimization for fewer computations than training chips. And ASICs require fewer research breakthroughs than GPUs and FPGAs; because ASICs are narrowly optimized for specific algorithms, design engineers consider far fewer variables. To design a circuit meant for only one calculation, an engineer can simply translate the calculation into a circuit optimized for that calculation. But to design a circuit meant for many types of calculations, the engineer must predict which circuit will perform well on a wide variety of tasks, many of which are unknown in advance.

An AI chip’s commercialization has depended on its degrees of general-purpose capability. GPUs have long been widely commercialized, as have FPGAs to a lesser degree. Meanwhile, ASICs are more difficult to commercialize given high design costs and specialization-driven low volume. However, a specialized chip is relatively more economical in an era of slow general-purpose chip improvement rates, as it has a longer useful lifetime before next-generation CPUs attain the same speedup or efficiency. In the current era of slow CPU improvements, if an AI chip exhibits a 10-100x speedup, then a sales volume of only 15,000-83,000 should be sufficient to make the AI chip economical. The projected market size increase for AI chips could create the economies of scale necessary to make ever narrower-capability AI ASICs profitable.

AI chips come in different grades, from more to less powerful. At the high-end, server grade AI chips are commonly used in data centers for high-end
applications and are, after packaging, larger than other AI chips. At the medium-end are PC grade AI chips commonly used by consumers. At the low-end, mobile AI chips are typically used for inference and integrated into a system-on-a-chip that also includes a CPU. A mobile system-on-a-chip needs to be miniaturized to fit into mobile devices. At each of these grades, AI chip market share increases have come at the expense of non-AI chips.  

Supercomputers have limited but increasing relevance for AI. Most commonly, server grade chips are distributed in data centers and can be executed sequentially or in parallel in a setup called “grid computing.” A supercomputer takes server grade chips, physically co-locates and links them together, and adds expensive cooling equipment to prevent overheating. This setup improves speed but dramatically reduces efficiency, an acceptable tradeoff for many applications requiring fast analysis. Few current AI applications justify the additional cost of higher speed, but training or inference for large AI algorithms is sometimes so slow that supercomputers are employed as a last resort. Accordingly, although CPUs have traditionally been the supercomputing chip of choice, AI chips are now taking an increasing share. In 2018, GPUs were responsible for the majority of added worldwide supercomputer computational capacity.

Al Chip Benchmarks

There is no common scheme in the industry for benchmarking CPUs versus AI chips, as comparative chip speed and efficiency depends on the specific benchmark. However, for any given node, AI chips typically provide a 10-1,000x improvement in efficiency and speed relative to CPUs, with GPUs and FPGAs on the lower end and ASICs higher. An AI chip 1,000x as efficient as a CPU for a given node provides an improvement equivalent to 26 years of CPU improvements. Table 2 shows our estimates for efficiency and speed gains for GPUs, FPGAs, and ASICs relative to CPUs (normalized at 1x) for DNN training and inference at a given node. No data is available for FPGA training efficiency and speed, as FPGAs are rarely used for training. These estimates are informed by benchmarking studies, which are summarized in Appendix B. Table 2 also lists the generality and inference accuracy of these chips.
Table 2: Comparing state-of-the-art AI chips to state-of-the-art CPUs

<table>
<thead>
<tr>
<th></th>
<th>Training</th>
<th></th>
<th>Inference</th>
<th></th>
<th>Inference accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Efficiency</td>
<td>Speed</td>
<td>Efficiency</td>
<td>Speed</td>
<td></td>
</tr>
<tr>
<td>CPU</td>
<td>1x baseline</td>
<td></td>
<td>Very High</td>
<td>~98-99.7%</td>
<td></td>
</tr>
<tr>
<td>GPU</td>
<td>~10-100x</td>
<td>~10-1,000x</td>
<td>~1-10x</td>
<td>~1-100x</td>
<td>High</td>
</tr>
<tr>
<td>FPGA</td>
<td>-</td>
<td>-</td>
<td>~10-100x</td>
<td>~10-100x</td>
<td>Medium</td>
</tr>
<tr>
<td>ASIC</td>
<td>~100-1,000x</td>
<td>~10-1,000x</td>
<td>~100-1,000x</td>
<td>~10-1,000x</td>
<td>Low</td>
</tr>
</tbody>
</table>

The Value of State-of-the-Art AI Chips

Leading node AI chips are increasingly necessary for cost-effective, fast training and inference of AI algorithms. This is because they exhibit efficiency and speed gains relative to state-of-the-art CPUs (Table 2 and Appendix C) and trailing node AI chips (Figure 7). And, as discussed in subsection A, efficiency translates into overall cost-effectiveness in chip costs—which are the sum of chip production costs (i.e. design, fabrication, assembly, test, and packaging costs). Finally, as discussed in subsection B, cost and speed bottleneck training and inference of many compute-intensive AI algorithms, necessitating the most advanced AI chips for AI developers and users to remain competitive in AI R&D and deployment.

The Efficiency of State-of-the-Art AI Chips Translates into Cost-Effectiveness

Efficiency translates into overall cost-effectiveness. For trailing nodes, chip operating costs—due to energy consumption costs—dominate chip production costs and quickly balloon to unmanageable levels. Even for leading nodes, operating costs are similar to production costs, implying the need to continue optimizing for efficiency.

Table 3 presents the results of a CSET model of chip production and operating costs for nodes between 90 and 5 nm with the same number of transistors as a generic server-grade 5 nm chip modeled according to the specifications similar to those of the Nvidia P100 GPU. This means that an above-5 nm chip would require a larger surface area. For above-5 nm
nodes, the model could equivalently be interpreted as accounting for production of multiple chips that together have the transistor count of one 5 nm chip. The model takes the perspective of a fabless design firm that, in 2020, designs the chip, buys foundry services from TSMC, then runs the chip in its own server. This mirrors the approach of companies like Google, which designs its TPU in-house, outsources fabrication to TSMC, then runs its TPUs in Google servers for its own AI applications or cloud-computing services to external customers.

The costs break down as follows. The foundry sale price paid by the fabless firm includes capital consumed (i.e. costs of building a fab and purchasing SME), materials, labor, foundry R&D, and profit margin. The fabless firm additionally incurs chip design cost. After fabrication, an outsourced semiconductor and test firm assembles, tests, and packages (ATP) the chip. The sum of foundry sale price, chip design cost, and ATP cost equals the total production cost per chip. The fabless firm also incurs energy cost when operating the chip. We estimate energy cost based on an electricity cost of $0.07625 per kilowatt-hour. See Appendix D for explanations of how each line-item in Table 3 is calculated. We make two findings.

Table 3: Chip costs at different nodes with 5 nm-equivalent transistor count

<table>
<thead>
<tr>
<th>Node (nm)</th>
<th>90</th>
<th>65</th>
<th>40</th>
<th>28</th>
<th>20</th>
<th>16/12</th>
<th>10</th>
<th>7</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foundry sale price to fabless firm per chip (i.e. costs + markup)</td>
<td>$2,433</td>
<td>$1,428</td>
<td>$713</td>
<td>$453</td>
<td>$399</td>
<td>$331</td>
<td>$274</td>
<td>$233</td>
<td>$238</td>
</tr>
<tr>
<td>Fabless firm’s design cost per chip given chip volume of 5 million⁹⁰</td>
<td>$630</td>
<td>$392</td>
<td>$200</td>
<td>$135</td>
<td>$119</td>
<td>$136</td>
<td>$121</td>
<td>$110</td>
<td>$108</td>
</tr>
<tr>
<td>Assembly, test, and packaging cost per chip</td>
<td>$815</td>
<td>$478</td>
<td>$239</td>
<td>$152</td>
<td>$134</td>
<td>$111</td>
<td>$92</td>
<td>$78</td>
<td>$80</td>
</tr>
<tr>
<td>Total production cost per chip</td>
<td>$3,077</td>
<td>$2,298</td>
<td>$1,152</td>
<td>$740</td>
<td>$652</td>
<td>$577</td>
<td>$487</td>
<td>$421</td>
<td>$426</td>
</tr>
<tr>
<td>Annual energy cost to operate chip</td>
<td>$9,667</td>
<td>$7,733</td>
<td>$3,867</td>
<td>$2,320</td>
<td>$1,554</td>
<td>$622</td>
<td>$404</td>
<td>$242</td>
<td>$194</td>
</tr>
</tbody>
</table>

First, in less than two years, the cost to operate a leading node AI chip (7 or 5 nm) exceeds the cost of producing said chip, while the cumulative electricity cost of operating a trailing node AI chip (90 or 65 nm) is three to four times the cost of producing that chip.⁹¹ Figure 8 presents total chip costs for...
continuous use up to three years: total production cost per chip is added in year zero, with annual energy cost of using the chip added in each subsequent year. These results suggest that leading node AI chips are 33 times more cost-effective than trailing node AI chips when counting production and operating costs. Likewise, because leading node AI chips exhibit one to three orders of magnitude greater efficiency than leading node CPUs (Table 2 and Appendix C), we expect leading node AI chips are also one to three orders of magnitude more cost-effective than leading node CPUs when counting production and operating costs.

Figure 8: Cost of AI chips over time for different nodes

Second, it takes 8.8 years for the cost of producing and operating a 5 nm chip to equal the cost of operating a 7 nm chip. Below 8.8 years, the 7 nm chip is cheaper, and above, the 5 nm chip cheaper. Therefore, users have an incentive to replace existing 7 nm node chips (assuming they do not break down) only when expecting to use 5 nm node chips for 8.8 years. Figure 9 shows node-to-node comparisons between 90 nm and 5 nm. We find that the timeframe where these costs become equal has increased, with a dramatic rise at the 7 versus 5 nm comparison. Firms typically replace server-grade chips after about three years of operation, which is consistent with recent timeframes for introduction of new nodes—that is, firms relying on leading node chips purchase newly introduced node chips as soon as they are available. However, if firms begin purchasing 5 nm node chips, they may expect to use these chips for much longer. This would constitute a market prediction that Moore’s Law is slowing, and that the 3 nm node may not be introduced for a long time.
AI firms’ time and money spent on AI-related computing have become a bottleneck on AI progress. Given leading node AI chips are vastly more cost-effective and faster (Table 4 and Figure 7) than trailing node AI chips or leading node CPUs, these AI labs therefore need leading node AI chips to continue AI progress.

First, training costs of AI lab DeepMind’s leading AI experiments, such as AlphaGo, AlphaGo Zero, AlphaZero, and AlphaStar, have been estimated at $5 to $100 million each.\(^96\) One cost model suggests AlphaGo Zero’s training cost was $35 million.\(^97,98\) AI lab OpenAI reports that of their $28 million total 2017 costs, $8 million went to cloud computing.\(^99\) Multiplying these computing costs by thirty for trailing node AI chips, or even more for leading node CPUs, would make such experiments economically prohibitive. And computing costs for some AI companies have increased so quickly that a cost ceiling may soon be reached, necessitating the most efficient AI chips.\(^100,101\)

Second, leading AI experiments can take days or even a month for training,\(^102\) while deployed critical AI systems routinely require fast or real-time inference. Increasing these times by using trailing node AI chips or leading node CPUs would make the required iteration speed for AI R&D and inference speed of deployed critical AI systems unacceptably slow. A
A company with slower chips could attempt to pay the enormous energy costs to increase speed by using large numbers of slower chips in parallel. But this gambit would fail for two reasons. For one, as discussed in Section A of Appendix A, leading experiments require AI researchers to tune AI algorithms to support more data and model parallelism. AI researchers can do this to a limited degree, but may face difficulty if attempting to use a dramatically greater number of AI chips in parallel than currently used by leading AI experiments. For another, even if algorithmically possible, such parallelism requires complementary software and networking technology to enable it. Scaling up hundreds or thousands of GPUs in parallel is extremely difficult. Scaling up an even larger number of trailing node GPUs would likely be beyond current capabilities. The new Cerebras Wafer Scale Engine chip presents an intriguing potential workaround to networking technology. It is the first wafer-scale chip, having a much larger surface area than any other AI chip, meaning a large degree of parallelism can be accomplished on a single chip, reducing the need for advanced networking technology between multiple chips.

A caveat to this analysis is that some recent AI breakthroughs have not required a significant amount of computing power. Furthermore, there is ongoing research in developing AI algorithms requiring minimal training (e.g. “few shot” learning techniques). For these AI algorithms, multiplying a small cost or speed by a large number may still yield a small cost or speed.

U.S. and Chinese AI Chips and Implications for National Competitiveness

Cost-effectiveness and speed of leading node AI chips matter from a policy perspective. U.S. companies dominate AI chip design, with Chinese companies far behind in AI chip designs, reliant on U.S. EDA software to design AI chips, and needing U.S. and allied SME and fabs to fabricate AI chips based on these designs. The value of state-of-the-art AI chips, combined with the concentration of their supply chains in the United States and allied countries, presents a point of leverage for the United States and its allies to ensure beneficial development and adoption of AI technologies.

U.S. companies Nvidia and AMD have a duopoly over the world GPU design market, while China’s top GPU company, Jingjia Microelectronics, fields dramatically slower GPUs. Likewise, U.S. companies Xilinx and Intel dominate the global FPGA market, while China’s leading FPGA companies...
Efinix, Gowin Semiconductor, and Shenzhen Pango Microsystem have only developed trailing node FPGAs thus far.\textsuperscript{110}

The AI ASIC market, especially for inference, is more distributed with lower barriers to entry, as ASICs and inference chips are easier to design (see Section VI(A)). Unlike GPUs and FPGAs, companies active in AI such as Google, Tesla, and Amazon have begun designing AI ASICs specialized for their own AI applications. Google’s TPU is a leading commercial AI ASIC.\textsuperscript{111} Intel is also developing powerful commercial AI ASICs,\textsuperscript{112} and claims even greater improvements for research ASICs in the range of 10,000x and 1,000x for efficiency and speed respectively.\textsuperscript{113} Competitive Chinese companies in the AI ASIC space include Baidu, Alibaba, Tencent, HiSilicon (owned by Huawei), Cambricon Technologies, Intellifusion, and Horizon Robotics. Chinese researchers have also produced high-end research ASICs.\textsuperscript{114} However, they are largely limited to inference, although Huawei recently announced the development of an AI training ASIC.\textsuperscript{115}

Table 4 lists world-leading server grade U.S. AI chip designs alongside leading Chinese counterparts.\textsuperscript{116,117} The data tells two stories.

**Table 4: Leading U.S. and Chinese AI chips**

<table>
<thead>
<tr>
<th>Type</th>
<th>Firm HQ</th>
<th>Design firm</th>
<th>AI chip</th>
<th>Node (nm)</th>
<th>Fab</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU</td>
<td>United States</td>
<td>AMD\textsuperscript{118}</td>
<td>Radeon Instinct</td>
<td>7</td>
<td>TSMC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Nvidia\textsuperscript{119}</td>
<td>Tesla V100</td>
<td>12</td>
<td>TSMC</td>
</tr>
<tr>
<td></td>
<td>China</td>
<td>Jingjia Micro\textsuperscript{120}</td>
<td>JM7200</td>
<td>28</td>
<td>Unknown</td>
</tr>
<tr>
<td>FPGA</td>
<td>United States</td>
<td>Intel\textsuperscript{121}</td>
<td>Agilex</td>
<td>10</td>
<td>Intel</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Xilinx\textsuperscript{122}</td>
<td>Virtex</td>
<td>16</td>
<td>TSMC</td>
</tr>
<tr>
<td></td>
<td>China</td>
<td>Efinix\textsuperscript{123}</td>
<td>Trion</td>
<td>40</td>
<td>SMIC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Gowin Semiconductor\textsuperscript{124}</td>
<td>LittleBee</td>
<td>55</td>
<td>TSMC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Shenzhen Pango\textsuperscript{125}</td>
<td>Titan</td>
<td>40</td>
<td>Unknown</td>
</tr>
<tr>
<td>ASIC</td>
<td>United States</td>
<td>Cerebras\textsuperscript{126}</td>
<td>Wafer Scale Engine</td>
<td>16</td>
<td>TSMC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Google\textsuperscript{127}</td>
<td>TPU v3</td>
<td>16/12 (est.)</td>
<td>TSMC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Intel\textsuperscript{128}</td>
<td>Habana</td>
<td>16</td>
<td>TSMC</td>
</tr>
</tbody>
</table>
First, Table 4 shows that U.S. AI chip design firms fab exclusively at TSMC, Samsung, or Intel, with chips either at the leading commercial node (7 nm) or close behind. U.S. GPUs use more leading nodes than U.S. FPGAs and ASICs—possibly due to their generality and therefore higher sales volumes that recoup higher leading node design costs.\textsuperscript{134}

Experts disagree on the need for leading nodes for AI chips. An executive of the EDA company Cadence Design Systems said, "everybody who wants to do AI needs the performance, power and form factor of 7nm and below."\textsuperscript{135} Meanwhile, a semiconductor researcher at Hong Kong Applied Science and Technology Institute was more skeptical: "For AI chips … manufacturing costs will be much lower if you use 28nm technology and not 10 or 14nm tech … you need to spend a lot of effort from scratch [to design at leading nodes]—mathematical models, the physical layers, the computational language, all these need investment."\textsuperscript{136}

The data in Table 4 settles this question: near-leading-edge nodes (i.e., ≤16 nm) are used for all of the leading U.S. AI chips we investigated. This data is consistent with the CSET chip economics model discussed in Section VI(A). Specifically, the model’s results in Figure 8 show an especially high cost-effectiveness for chips at ≤16 nm, with ≥20 nm having much higher costs.

Few fabs are capable of manufacturing near-state-of-the-art AI chips, as shown in Figure 10. Only approximately 8.5% of global fab capacity could be used to fabricate near-state-of-the-art AI chips, and only a subset is currently used for it. The actual percentage used to fabricate near-state-of-the-art AI chips is difficult to calculate and varies year-to-year.
Second, Table 4 shows that Chinese AI chip design firms use trailing nodes for GPUs and FPGAs, and a mix of leading nodes and trailing nodes for ASICs. Even though China has some local fabrication capacity at a number of these trailing nodes, China’s AI chip design firms still mostly outsource fabrication of trailing node chips to the Taiwanese fab TSMC. This likely reflects TSMC’s more reliable fabrication processes than those of Chinese domestic fabs like SMIC. SMIC has capacity as advanced as 14 nm, but only at a low volume. Some of these chip design firms do use SMIC, but SMIC relies on SME imports from the United States, the Netherlands, and Japan. This is because China’s SME industry includes only a small number of companies that are not at the state-of-the-art. Chinese AI chip design firms also rely on U.S. EDA software to design their AI chips. Therefore, China remains dependent on the United States and its allies for AI chip production capabilities.

China has achieved the most design success in AI inference ASICs, as its large and well-educated population of engineers is well-suited to the labor-intensive work of designing a chip that performs extremely well on a specific task.
task. However, given China’s relatively young AI chip design industry, Chinese companies have yet to acquire the implicit know-how needed to navigate the large optimization space and higher complexity of mastering GPUs and FPGAs.

Chinese companies also heavily incorporate Western IP cores into their designs. For example, Huawei licenses British chip design firm ARM’s instruction set architecture and IP cores. Chinese FPGA makers also license Intel and Xilinx FPGA IP cores. Licenses for IP cores become exponentially more expensive at leading nodes.

China’s lack of development in key sectors of AI chip supply chains—including AI chip designs, EDA software, SME, and fabs—means the United States and its allies maintain a competitive advantage in the production of leading-edge AI chips. As discussed in Section VII, leading-edge AI chips have critical strategic value for the development and deployment of advanced security-relevant AI systems. Therefore, it is vital to U.S., allied, and global security to maintain this advantage.

Future CSET reports will more deeply analyze AI chip industry competitiveness of the United States and China, China’s semiconductor industry and its plans for chip independence and supply chain localization, and recommend policies the United States and its allies should pursue to maintain their advantages in the production of AI chips.
Appendix A: Basics of Semiconductors and Chips

A **semiconductor** is a material with an electrical conductivity between that of a conductor, which allows the flow of electrical current, and an insulator, which does not. A semiconductor can switch between being conductive and insulative in different circumstances. Silicon is the most commonly used semiconductor. Semiconductors are used in a wide array of devices, such as transistors, resistors, capacitors, and diodes, each of which perform distinct functions. These devices can be manufactured separately as “discrete” devices or multiple devices can be combined into an integrated circuit, also called a “chip.”

**Transistors** are especially important devices for computing, as they can be switched between on and off states representing 1 and 0. The metal-oxide-semiconductor field-effect transistor (MOSFET) has been the dominant transistor type since the 1960s. The name is explanatory: a MOSFET includes an insulator (e.g. an oxide) between a gate (e.g. a conductive metal) and a semiconductor channel (e.g. silicon\(^{144}\)) that connects a source and a drain (see Figure 11). When a voltage (i.e. an electric field) is applied to the gate, the channel is put in an “on” state so that current flows between the source and the drain. When voltage is not applied, the channel is put in an “off” state such that current does not flow between the source and the drain.

The structure of a chip includes a “front-end” and “back-end.” The front-end has silicon layers embedded with electrical devices such as transistors. The back-end sits on top of the front-end and consists of layers formed of insulators through which conductive metal wires called interconnects connect the electrical devices of the front-end (see cross-sectional side view in Figure 11).\(^{145}\) Different combinations of transistors and other electrical devices, wired in particular ways, create various types of “logic gates,” which perform basic logical operations. Seven basic logic gates serve as building blocks to create larger “execution units,” which implement any desired computation.\(^{146}\) “Chip design” refers to the layout and structure of these electrical devices and their interconnections.
Chips today perform virtually all computing and include many types. First, **logic chips** perform calculations on digital data (0s and 1s) to produce an output. Examples include CPUs, which are general-purpose processors suitable for a wide variety of computing tasks but not specialized for any given tasks, and specialized chips like graphics processing units (GPUs), field-programmable gate arrays (FPGAs), and application-specific integrated circuits (ASICs). GPUs, FPGAs, and ASICs are specialized for improved efficiency and speed for specific applications—such as AI—at the expense of worse-than-CPU efficiency and speed on other applications.

In contrast to logic chips, **memory chips** store the digital data on which logic devices perform calculations. Examples include “dynamic random-access memory” (DRAM), NAND flash memory, and solid-state hard drives. **Analog chips** convert between analog (continuous) data and digital (0s and 1s) data. **Mixed-signal chips** include both digital and analog functions. A **system-on-a-chip (SoC)** is a single chip that includes all necessary computer functions, including logic functions and memory."
Appendix B: How AI Chips Work

AI chips implement specific techniques to increase efficiency and speed relative to CPUs. See Figure 12 for a top-down view of a generic AI chip and a pictorial representation of these techniques, which are described in detail in the following subsections.

Figure 12: Generic AI Chip

Parallel Computing

The most important improvement an AI chip provides over traditional CPUs is parallel computing. AI chips can run a much larger number of simultaneous computations than a CPU can.

Computations for DNNs are especially parallelizable because they are identical and not dependent on the results of other computations. DNN training and inference require a large number of independent, identical matrix multiplication operations, which in turn requires performing many multiplications that are then summed—so called “multiply-and-accumulate” operations. \(^{148,149}\)

AI chip designs typically include large numbers of “multiply-accumulate circuits” (MACs) in a single chip to efficiently perform matrix multiplication operations within a massively parallel architecture. \(^{150}\) Performing calculations in parallel also enables the AI chip to complete calculations faster than in sequence. Multiple AI chips connected in a parallel architecture can further increase the degree of parallelism. \(^{151}\) While advanced CPUs have some degree of parallel architectures, AI chips achieve significantly greater parallelism. \(^{152}\)
Parallel processing operations use several techniques. **Data parallelism**, the most common form of parallelism, splits the input dataset into different “batches,” such that computations are performed on each batch in parallel. These batches can be split across different execution units of an AI chip or across different AI chips connected in parallel. Data parallelism works for any type of neural network. Across a wide variety of neural networks, data parallelism using hundreds to thousands of batches during training achieves the same model accuracy without increasing the total number of required computations. However, greater numbers of batches start requiring more compute to achieve the same model accuracy. Beyond a certain number of batches—for some DNNs, over a million—increasing data parallelism requires more compute without any decrease in time spent training the model, thereby imposing a limit on useful data parallelism.153

**Model parallelism** splits the model into multiple parts on which computations are performed in parallel on different execution units of an AI chip or across different AI chips connected in parallel.154 For example, a single DNN layer includes many neurons, and one partition may include a subset of those neurons and another includes a different subset of the same neurons. An alternative technique performs calculations on different neural network layers in parallel.155

Given the limits on parallelism, scaling up the amount of compute through more AI chips in parallel is not on its own a viable strategy for further AI progress.156 Instead, research is necessary to produce AI algorithms allowing greater degrees of data and model parallelism, including research to combine techniques to multiply the degree of parallelism.157

**Low-Precision Computing**

Low-precision computing—which sacrifices numerical accuracy for speed and efficiency—is especially suitable for AI algorithms.158 An x-bit processor contains execution units each built to manipulate data that is represented by x bits. A transistor stores a bit, which can take a value of 1 or 0; therefore, x bit values allow $2^x$ different combinations. Table 5 shows common values of x for processor data types.
### Table 5: Data types

<table>
<thead>
<tr>
<th>Data types</th>
<th>64-bit</th>
<th>32-bit</th>
<th>16-bit</th>
<th>8-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Possible values</td>
<td>18 quintillion</td>
<td>4.3 billion</td>
<td>65,536</td>
<td>256</td>
</tr>
<tr>
<td></td>
<td>$(1.8 \times 10^{18})$</td>
<td>$(4.3 \times 10^9)$</td>
<td>$(6.5 \times 10^4)$</td>
<td>$(2.5 \times 10^2)$</td>
</tr>
</tbody>
</table>

Higher-bit data types can represent a wider range of numbers (e.g. a larger set of integers) or higher precision numbers within a limited range (e.g. high precision decimal numbers between 0 and 1). Fortunately, with many AI algorithms, training or inference perform as well, or nearly as well, if some calculations are performed with 8-bit or 16-bit data representing a limited or low-precision range of numbers.\(^{159}\) Even analog computation can suffice for some AI algorithms.\(^{160}\) These techniques work for the following reasons. First, trained DNNs are often impervious to noise, such that rounding off numbers in inference calculations does not affect results. Second, certain numerical parameters in DNNs are known in advance to have values falling within only a small numerical range—precisely the type of data that can be stored with a low number of bits.\(^{161}\)

Lower-bit data calculations can be performed with execution units containing fewer transistors. This produces two benefits. First, chips can include more parallel execution units if each execution unit requires fewer transistors. Second, lower-bit calculations are more efficient and require fewer operations. An 8-bit execution unit uses 6x less circuit area and 6x less energy than a 16-bit execution unit.\(^{162}\)

**Memory Optimization**

If an AI algorithm’s memory access patterns are predictable, AI chips can optimize memory amounts, locations, and types for those predictable uses.\(^{163}\) For example, some AI chips include sufficient memory to store an entire AI algorithm on-chip.\(^{164}\) Intra-chip memory access provides major efficiency and speed improvements compared to communication with off-chip memory. Model parallelism becomes an especially useful tool when a model becomes too large to store on a single AI chip; by splitting a model, different portions can be trained on different AI chips connected in parallel.\(^{165}\)
By contrast, most CPUs have a “Von Neumann” design, which includes a single central bus—a communication system that shares data between the CPU and a separate memory chip storing program code and data. Given the bus’ limited bandwidth, the CPU must separately access the code and data sequentially and experiences a “Von Neumann bottleneck,” whereby memory-access latency prevents CPUs from achieving speeds enabled by high transistor-switching speeds. The Von Neumann design is useful for general-purpose computing. AI chips, on the other hand, do not require a Von Neumann design or exhibit the Von Neumann bottleneck.

**Domain-Specific Languages**

Domain-specific languages (DSLs) provide efficiency gains for specialized applications run on specialized chips.

Programmers use computer languages to write computer code (i.e. instructions to a computer) in a human-understandable way. A computer program called a compiler (or an interpreter) then translates this code into a form directly readable and executable by a processor. Different computer languages operate at various levels of abstraction. For example, a high-level programming language like Python is simplified for human-accessibility, but Python code when executed, is often relatively slow due to complexities of converting high-level instructions for humans into machine code optimized for a specific processor. By contrast, programming languages like C operating at a lower-level of abstraction require more complex code (and effort by programmers), but their code often execute more efficiently because it is easier to convert into machine code optimized for a specific processor. However, both examples are general-purpose programming languages whose code can implement a wide variety of computations, but is not specialized to translate efficiently into machine code for specific computations.

By contrast, DSLs are specialized to efficiently program for and execute on specialized chips. A notable example is Google’s TensorFlow, which is DSL whose code runs with higher efficiency on AI chips than any general-purpose language would. Sometimes, the advantages of DSLs can be delivered by specialized code libraries like PyTorch: these code libraries package knowledge of specialized AI-processors in functions that can be called by general-purpose languages (such as Python in this case).
Appendix C: AI Chip Benchmarking Studies

Many researchers have attempted to benchmark DNN efficiency and speed of AI chips against CPUs and each other, with varying results depending on variables including chip type, whether the computation is training or inference, and DNN type (i.e. the benchmark). DNN types include fully connected neural networks (FCNNs), convolutional neural networks (CNNs), recurrent neural networks (RNNs), long short-term memory (LSTM), residual networks (ResNets), and others. Table 6 presents results for a sampling of key recent studies on various comparisons between server grade and PC grade chips. Notably, even some CPUs are being designed with improved AI capabilities (e.g. 200x speed increases), which may reduce the difference between CPU and AI chip results. Finally, all of the chips listed below are U.S. chips, except for the U.K. Graphcore chip and the Chinese Cambricon chip. Little rigorous benchmarking data exists for Chinese AI chips.

Table 6: AI Chip Efficiency and Speed Benchmarking Studies for DNNs

<table>
<thead>
<tr>
<th>Author and year</th>
<th>Chip comparison</th>
<th>Computation type</th>
<th>DNN types</th>
<th>Efficiency</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Harvard-1 (2019)</td>
<td>Nvidia Tesla V100 GPU vs. Intel Skylake CPU</td>
<td>Training</td>
<td>FCNN</td>
<td>-</td>
<td>1-100x</td>
</tr>
<tr>
<td></td>
<td>Google TPU v2/v3 ASIC vs. Nvidia Tesla V100 GPU</td>
<td>-</td>
<td>CNN, RNN, FCNN</td>
<td>0.2-10x</td>
<td></td>
</tr>
<tr>
<td>MLPef (2019) 174</td>
<td>Google TPU v3 ASIC vs. Nvidia Tesla V100 GPU</td>
<td>Training</td>
<td>ResNet, SSD, R-CNN, NMT, Transformer, MiniGo</td>
<td>0.8-1.2x</td>
<td></td>
</tr>
<tr>
<td>Graphcore (2019) 175</td>
<td>Graphcore IPU ASIC vs. GPU</td>
<td>Training</td>
<td>Transformer, MLP, Autoencoder, MCMC</td>
<td>-</td>
<td>1-26x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inference</td>
<td>Transformer, ResNext</td>
<td>3-43x</td>
<td></td>
</tr>
<tr>
<td>Google (2017) 176</td>
<td>Nvidia K80 GPU vs. Intel Haswell CPU</td>
<td>Inference</td>
<td>Weighted average of MLP, CNN, RNN</td>
<td>3x</td>
<td>2x</td>
</tr>
<tr>
<td>Study</td>
<td>System Comparison</td>
<td>Training Task</td>
<td>Inference Task</td>
<td>Training Speedup</td>
<td>Inference Speedup</td>
</tr>
<tr>
<td>-----------------------</td>
<td>------------------------------------------------------------------------------------</td>
<td>--------------------------------------------------------------------------------</td>
<td>------------------------------------</td>
<td>------------------</td>
<td>-------------------</td>
</tr>
<tr>
<td>Stanford (2017)</td>
<td>Improved Google TPU v1 ASIC vs. Intel Haswell CPU</td>
<td></td>
<td></td>
<td>196x</td>
<td>50x</td>
</tr>
<tr>
<td></td>
<td>Nvidia Tesla K80 or P100 GPU vs. 16 Intel Broadwell vCPUs</td>
<td>Training: ResNet</td>
<td></td>
<td></td>
<td>2-12x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inference: -</td>
<td></td>
<td></td>
<td>5-3x</td>
</tr>
<tr>
<td>Hong Kong Baptist (2017)</td>
<td>Nvidia GTX 1080 GPU vs. Intel Xeon CPU</td>
<td>Training: FCNN, CNN, RNN, ResNet</td>
<td></td>
<td></td>
<td>7-572x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inference: -</td>
<td></td>
<td></td>
<td>2-500x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inference: -</td>
<td></td>
<td></td>
<td>7-29x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-</td>
<td></td>
<td></td>
<td>9-30x</td>
</tr>
<tr>
<td>Bosch (2016)</td>
<td>Nvidia GTX Titan X GPU vs. Intel Xeon CPU</td>
<td>Training: CNN, RNN, FCNN</td>
<td></td>
<td></td>
<td>7-29x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inference: -</td>
<td></td>
<td></td>
<td>9-30x</td>
</tr>
<tr>
<td>Stanford / Nvidia (2016)</td>
<td>Nvidia GeForce Titan X GPU vs. Intel Core i7 CPU</td>
<td>Inference: Geometric mean of CNN, RNN, LSTM</td>
<td></td>
<td>4-7x</td>
<td>15-16x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EIE ASIC vs. Nvidia GeForce Titan X GPU</td>
<td></td>
<td>1,052x</td>
<td>4x</td>
</tr>
<tr>
<td>Rice (2016)</td>
<td>Nvidia Jetson TK1 GPU vs. Nvidia Jetson TK1 CPU</td>
<td>Inference: CNN</td>
<td></td>
<td>4x</td>
<td>16x</td>
</tr>
<tr>
<td>Texas State (2016)</td>
<td>Nvidia GeForce Titan X GPU vs. Intel Xeon CPU</td>
<td>Training: CNN</td>
<td></td>
<td>12x</td>
<td>19x</td>
</tr>
<tr>
<td>UCSB / CAS / Cambricon (2016)</td>
<td>Cambricon-ACC ASIC vs. Nvidia K40M GPU</td>
<td>Mean of training and inference: Geometric mean of MLP, CNN, RNN, LSTM, Autoencoder, BM, RBM, SOM, HNN</td>
<td></td>
<td>131x</td>
<td>3x</td>
</tr>
<tr>
<td>Michigan-1 (2015)</td>
<td>Nvidia GTX 770 GPU vs. Intel Haswell CPU</td>
<td>Inference: DNN</td>
<td></td>
<td>7-25x</td>
<td>5-9x</td>
</tr>
<tr>
<td>Source</td>
<td>GPUs/CPU Combination</td>
<td>Technique</td>
<td>Model</td>
<td>NVIDIA GPUs/CPU vs. INTEL CPUs</td>
<td>Speedup</td>
</tr>
<tr>
<td>-------------------------------------------</td>
<td>-------------------------------------------------------------------</td>
<td>---------------</td>
<td>------------</td>
<td>---------------------------------</td>
<td>---------</td>
</tr>
<tr>
<td>Michigan-2 (2015)¹⁸⁶</td>
<td>Nvidia K40 GPU vs. Intel Xeon CPU</td>
<td>Inference</td>
<td>CNN, DNN</td>
<td>-</td>
<td>20-70x</td>
</tr>
<tr>
<td>Peking / UCLA (2015)¹⁹⁷</td>
<td>Xilinx Virtex-7 FPGA vs. Intel Xeon CPU</td>
<td>Inference</td>
<td>CNN</td>
<td>25x</td>
<td>5x</td>
</tr>
<tr>
<td>Microsoft (2015)¹⁸⁸</td>
<td>Nvidia GeForce Titan X GPU vs. Intel Xeon CPU</td>
<td>Inference</td>
<td>CNN</td>
<td>77x</td>
<td>78x</td>
</tr>
<tr>
<td></td>
<td>Intel Arria 10 GX1150 FPGA vs. Intel Xeon CPU</td>
<td></td>
<td></td>
<td>102x</td>
<td>16x</td>
</tr>
<tr>
<td>ETH Zurich / Bologna (2015)¹⁹⁹</td>
<td>Nvidia GTX 780 GPU vs. Intel Xeon CPU</td>
<td>Inference</td>
<td>CNN</td>
<td>-</td>
<td>23x</td>
</tr>
<tr>
<td>NYU / Yale (2011)¹⁹⁰</td>
<td>Nvidia GTX 480 GPU vs. Intel DuoCore CPU</td>
<td>Inference</td>
<td>CNN</td>
<td>34x</td>
<td>267x</td>
</tr>
<tr>
<td></td>
<td>Xilinx Virtex-6 FPGA vs. Intel DuoCore CPU</td>
<td></td>
<td></td>
<td>368x</td>
<td>134x</td>
</tr>
</tbody>
</table>
Appendix D: Chip Economics Model

This appendix explains the assumptions and calculations underlying the line-item values for the CSET chip economics model presented in Table 3. The model takes the perspective of a fabless firm designing a chip, purchasing foundry services to fabricate the chip, and operating the chip, all in 2020 when TSMC expects to mass produce 5 nm node chips.

Chip Transistor Density, Design Costs, and Energy Costs

Chip transistor density. Our model uses, as a baseline, a hypothetical 5 nm GPU with the specifications of Nvidia’s Tesla P100 GPU, which OpenAI used in 2018 to train the breakthrough AI algorithm OpenAI Five. The P100 GPU is fabricated at TSMC at the 16 nm node and contains 15.3 billion transistors in a chip (die) area of 610 mm$^2$, translating to a transistor density of 25 MTr/mm$^2$. A 300 mm diameter silicon wafer produces 71.4 610 mm$^2$ GPUs on average. Our hypothetical 5 nm GPU has a chip area of 610 mm$^2$ and given its greater transistor density than the P100 GPU, 90.7 billion transistors. Table 7 presents estimated TSMC transistor densities for nodes between 90 and 5 nm. For nodes in the 90 to 7 nm range, our model uses a hypothetical GPU with identical specifications, including transistor count, as the hypothetical 5 nm GPU, except with a transistor density associated with the hypothetical node. Therefore, GPUs with nodes larger than 5 nm will respectively have an area greater than 610 mm$^2$, resulting in differing numbers of GPUs fabricated per wafer as shown in Table 7. However, the model could equivalently be interpreted as accounting for one chip at the 5 nm node, but at any given larger node, multiple chips totaling the same transistor count as one 5 nm chip.

Table 7: TSMC transistor density

<table>
<thead>
<tr>
<th>Node (nm)</th>
<th>90</th>
<th>65</th>
<th>40</th>
<th>28</th>
<th>20</th>
<th>16/12</th>
<th>10</th>
<th>7</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Density (MTr/mm$^2$)</td>
<td>1.6</td>
<td>3.3</td>
<td>7.7</td>
<td>15.3</td>
<td>22.1</td>
<td>28.9</td>
<td>52.5</td>
<td>96.3</td>
<td>171.3</td>
</tr>
<tr>
<td>Average chips per wafer</td>
<td>0.7</td>
<td>1.4</td>
<td>3.2</td>
<td>6.4</td>
<td>9.2</td>
<td>12.0</td>
<td>21.9</td>
<td>40.1</td>
<td>71.4</td>
</tr>
</tbody>
</table>

Design costs per chip. For chip design costs for nodes between 5 to 65 nm, we use the IBS estimates presented in Table 1 for 5 to 65 nm. For the 90 nm
node, we extrapolate the cost based on the IBS data. We assume production of 5 million units. For the 5 nm node, we obtain a design cost per chip of $108. For larger nodes, the chips in our model require a larger chip area (or equivalently, more chips), therefore for larger nodes the per chip cost is determined by dividing by a smaller number of units. In practice, the design cost per chip could vary widely due to varying production volume for different AI chips or depending on whether a fabless firm reuses old chip designs or IP cores.

**Annual energy cost per chip.** The Nvidia Tesla P100 GPU runs at 9.526 teraflops for 32-bit floating point calculations with a thermal design power (TDP) of 250 watts. When a typical high-end GPU is idle, it uses 31 percent of TDP, while peak utilization uses 100 percent of TDP. We adopt OpenAI’s assumption that a typical GPU exhibits a utilization rate of 33 percent during training. For simplicity, we assume a linear relationship between utilization and power consumption, yielding an estimate that the Nvidia Tesla P100 GPU uses 54 percent of TDP during training. We then use an estimated electricity cost of $0.07625 per kilowatt-hour to determine chip annual energy usage. We then increase the energy costs by 11 percent to account for cooling and other costs based on Google’s report that its data centers have an average power usage effectiveness (PUE) of 1.11. We also increase energy costs to account for a power supply efficiency of 95 percent. For nodes other than 16 nm, we adjust electricity cost according to TSMC’s node-to-node comparative power consumption data presented in Figure 6.

**Foundry, Assembly, Test, and Packaging Costs**

We first use TSMC’s historical financial data to estimate foundry sale price per chip for each node. Initially, we note foundry revenue equals capital assets consumed (i.e. depreciated) plus other costs plus operating profit. Table 8 breaks down the unweighted yearly average of the percentage contributions of these components for the period from 2004 to 2018. Table 8 also lists the unweighted yearly average of TSMC’s capital depreciation rate for this period. For the remainder of the calculations, we use these values.

**Table 8: Costs used in the model (taken from TSMC’s financials)**

<table>
<thead>
<tr>
<th>Financial line-item</th>
<th>Average from 2004 to 2018</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capital consumed (i.e. depreciated)</td>
<td>24.93%</td>
</tr>
</tbody>
</table>
We first calculate capital consumed per wafer for each node based on TSMC’s capital investments, annual wafer capacity of its foundries, and the capital depreciation rate as follows. Then, we will infer other costs and markup per chip using Table 8.

To obtain capital consumed per wafer, we first calculate capital investment per wafer processed per year. TSMC currently operates three Gigafabs (Fabs 12, 14, and 15) with a fourth (Fab 18) scheduled to come online in 2020 with expansion thereafter. These four fabs include a total of 23 fab locations each with a known initial capital investment in 2020 USD—representing investments in facilities, clean rooms, and purchase of SME—and annual 300 mm wafer processing capacity. Dividing these two values produces the capital investment per wafer processed per year for each fab location. Figure 13 plots these 23 values according to the year in which each fab location began processing wafers. When fit to an exponential trendline, capital investment per wafer processed per year shows an 8.3 percent increase per year, with a value of $4,649 in 2004 and $16,746 in 2020.

**Figure 13: Capital investment per 300 mm wafer processed per year**

<table>
<thead>
<tr>
<th></th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Other costs</td>
<td>39.16%</td>
</tr>
<tr>
<td>Operating profit</td>
<td>35.91%</td>
</tr>
<tr>
<td>Revenue</td>
<td>100%</td>
</tr>
<tr>
<td>Capital depreciation rate</td>
<td>25.29%</td>
</tr>
</tbody>
</table>
Table 9 on line 2 lists the trendline-fitted capital investment per wafer processed per year for each node based on the year and quarter of introduction of that node listed in line 1. Based on the yearly depreciation rate of 25.29 percent from Table 8, line 3 lists net capital depreciation rate for each year’s capital investment per wafer processed per year from the perspective of the year 2020. Typical capital depreciation schedules reach a maximum. Here, we assume a maximum of 65 percent. Line 4 lists undepreciated capital remaining at the start of 2020, which we obtain by depreciating the capital investment per wafer processed per year using the net capital depreciation rate. Line 5 lists how much of any given year’s undepreciated capital the processing of one wafer would consume in 2020. This value is obtained by multiplying any given year’s undepreciated capital by the capital depreciation rate of 25.29 percent. Line 6 lists other costs and markup per chip for each node, which we obtain by multiplying capital consumed per chip by the ratio of other costs and operating profit as a percentage of revenue (75.07 percent) and capital consumed as a percentage of revenue (24.93 percent), as obtained from Table 8. To avoid complexity, for each node we assume a flat ratio of capital consumed to other costs and markup. Line 7 lists the foundry sale price per wafer, which is the sum of capital consumed per wafer (line 5) and other costs and markup per wafer (line 6). In line 8, we convert the per wafer value to a per chip value by dividing by the number of chips per wafer of a given year’s node listed in Table 7. Foundry sale price per chip values in line 8 are not integer fractions of foundry sale price per wafer values in line 7, as for each node the average number of chips per wafer is not an integer.

Table 9: Calculation of foundry sale price per chip in 2020 by node

<table>
<thead>
<tr>
<th>Line</th>
<th>Node (nm)</th>
<th>90</th>
<th>65</th>
<th>40</th>
<th>28</th>
<th>20</th>
<th>16/12</th>
<th>10</th>
<th>7</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Mass production year and quarter(^{20})</td>
<td>2004 Q4</td>
<td>2006 Q4</td>
<td>2009 Q1</td>
<td>2011 Q4</td>
<td>2014 Q3</td>
<td>2015 Q3</td>
<td>2017 Q2</td>
<td>2018 Q3</td>
<td>2020 Q1</td>
</tr>
<tr>
<td>2</td>
<td>Capital investment per wafer processed per year</td>
<td>$4,649</td>
<td>$5,456</td>
<td>$6,404</td>
<td>$8,144</td>
<td>$10,356</td>
<td>$11,220</td>
<td>$13,169</td>
<td>$14,267</td>
<td>$16,746</td>
</tr>
<tr>
<td>3</td>
<td>Net capital depreciation at start of 2020 (25.29% / year)</td>
<td>65%</td>
<td>65%</td>
<td>65%</td>
<td>65%</td>
<td>65%</td>
<td>65%</td>
<td>55.1%</td>
<td>35.4%</td>
<td>0.0%</td>
</tr>
<tr>
<td>4</td>
<td>Undepreciated capital per wafer processed per year (remaining value at start of 2020)</td>
<td>$1,627</td>
<td>$1,910</td>
<td>$2,241</td>
<td>$2,850</td>
<td>$3,625</td>
<td>$3,927</td>
<td>$5,907</td>
<td>$9,213</td>
<td>$16,746</td>
</tr>
<tr>
<td>5</td>
<td>Capital consumed per wafer processed in 2020</td>
<td>$411</td>
<td>$483</td>
<td>$567</td>
<td>$721</td>
<td>$917</td>
<td>$993</td>
<td>$1,494</td>
<td>$2,330</td>
<td>$4,235</td>
</tr>
</tbody>
</table>
Finally, we calculate assembly, test, and packaging (ATP) costs per chip. Under the fabless-foundry model, fabless firms design chips, and purchase foundry services from foundries and assembly, test, and packaging (ATP) services from outsourced semiconductor assembly and test (OSAT) firms. We can derive OSAT costs based on the ratio of the fab market to the ATP market. Total 2018 OSAT revenue was $30 billion. Because OSAT revenues are about 36.8% of ATP revenues, the total ATP market was $81.5 billion. Total 2018 foundry revenue was $62.9 billion. Total 2018 IDM revenue was $312.8 billion and total 2018 fabless revenue was $108.9 billion for a ratio of 2.9. We multiply total 2018 foundry revenue by this ratio to obtain an estimated $180.6 billion in fab revenue attributable to IDMs. Adding this value to 2018 foundry revenue gives us a total semiconductor fab revenue of $243.5 billion. Finally, dividing the ATP market of $81.5 billion by the fab market of $243.5 billion equals 33.48% percent. We calculate OSAT costs for each node by multiplying the foundry sale price by this percentage.

Authors

Saif M. Khan is a Research Fellow at Georgetown’s Center for Security and Emerging Technology (CSET). His work focuses on AI policy, semiconductor supply chains, China’s semiconductor industry, and U.S. trade policy. Alexander Mann is a Research Collaborator with Georgetown’s Center for Security and Emerging Technology (CSET) and a Research Associate at the University of Maryland.

Acknowledgments

For helpful discussions, comments, and input, great thanks go to Jeff Alstott, Zachary Arnold, Carrick Flynn, Michael Fritze, Lorand Laskai, Igor Mikolic-Torreia, Ilya Rahkovsky, Jacob Strieb, Helen Toner, Alexandra Vreeman, and Lynne Weil. The authors are solely responsible for all mistakes.

© 2020 Center for Security and Emerging Technology. All rights reserved.

Document Identifier: doi: 10.51593/20190014
Endnotes


4 A new node name typically always represents 70% of the transistor length of a previous node. And 70% length translates into a transistor doubling per unit area. Historically, node names referred to actual lengths of transistors, but in recent years transistors have been changing shapes as they shrink. Therefore, each new node name is meant to represent a doubling in transistor density rather than any transistor feature size.

5 This principle is called Dennard Scaling. Relatedly, both current and voltage scale linearly down with transistor length.

6 Hennessy et al., “New Golden Age,” 52.


8 The speed measurements are based on a benchmark test called SPECint, which involves calculations of integers. The 1978 to 1986 period used a chip design architecture called “complex instruction set computer” (CISC) and the 1986 to 2003 period used a simpler and more efficient architecture called “reduced instruction set computer” (RISC). In the latter period, the most important design improvement was a form of parallel computing called instruction-level parallelism (ILP) which allowed multiple instructions to be executed by a single CPU chip simultaneously. Hennessy et al., “New Golden Age,” 54. Other types of parallel computing include bit-level parallelism and task parallelism.


10 This trend is based on measurements of AMD CPUs. An analog relating to typical use rather than peak use still shows doublings every 1.5 years driven by improved designs and power management. Jonathan Koomey and Sam Naffziger, “Energy Efficiency of Computing: What’s Next?”, Electronic Design, November 28, 2016,
These efficiency improvements have not typically come at the expense of speed. That is, new chips continually incorporate both the efficiency and speed improvements shown in Figure 1. Koomey et al., “Electrical Efficiency of Computing,” 50.


An example of on-chip memory is static random-access memory (SRAM).


This functionality of EDA software is called electronic system-level (ESL) design and verification.

Specifically, the insulative layer is the thinnest layer of the MOSFET. Because it became too thin, electrical current leaked across the insulative layer between the metal gate and the semiconductor channel of the MOSFET.


Specifically, a planar field-effect transistor (FET), which is a type of MOSFET, includes metal, insulator, and semiconductor regions that are each flat layers stacked on each other, as shown in Figure 11.

This new MOSFET structure is called the nanosheet transistor and may be the final structure for all future MOSFET-based nodes. Ye et al., “Nanosheet Transistor.”


In 2007, a $20 million design needed $400 million in sales to generate a normal level of profitability for a chip design firm. Brown et al., Chips and Change, 64.


The supply chain necessary for making advanced chips includes: basic research; the production of electronic design automation (EDA) software used to design chips; chip design; the production of semiconductor manufacturing equipment (SME); the procurement and processing of materials such as silicon; the manufacture of chips in fabs based on chip designs; assembly, test, and packaging of manufactured chips using SME; and distribution and end-use of chips. These functions are usually separated in different companies, except integrated device manufacturers (IDMs), most notably Intel and Samsung, often perform chip design, fabrication, assembly, packaging, and testing. Otherwise, chip design occurs in “fabless” firms who then outsource designs to fabs called “foundries” that provide contract manufacturing (also called “foundry services”). “OSAT” firms then perform assembly, test, and packaging.

Each of these values are in nominal U.S. dollars, i.e. not adjusted for inflation. For the semiconductor market growth rate, see Semiconductor Industry Association, “2019 Factbook,” May 20, 2019, 2, https://www.semiconductors.org/resources/2019-sia-factbook/.


This data includes 23 fab locations for TSMC’s four GigaFabs (Fabs 12, 14, 15, and 18). SEMI, World Fab Forecast, May 2019 edition.


CSET analysis of data from SEMI, World Fab Forecast, May 2019 Edition. The data represents the number of companies currently operating at the listed node or smaller.

CSET research. For each node, the data represents the number of companies operating when that node was introduced. However, it remains the case today that only one company has reached 5 nm and only two companies sell a significant volume of photolithography equipment for ≤90 nm. For photolithography technology evolution, see CAST research. For each node, the data represents the number of companies operating when that node was introduced. However, it remains the case today that only one company has reached 5 nm and only two companies sell a significant volume of photolithography equipment for ≤90 nm. For photolithography technology evolution, see Robert Castellano,

34 Chip design costs per transistor appear flat, as between TSMC’s 28 and 7 nm nodes, transistor density increased by 6.3x while chip design costs increased by 5.8x.


37 Nicholas Bloom, Charles I. Jones, John Van Reenen, and Michael Webb, “Are Ideas Getting Harder to Find?”, 2, 18–19, https://web.stanford.edu/~chadj/IdeaPF.pdf. The actual number of workers is likely to be higher or lower depending on prevailing wages.

38 Ibid. The semiconductor innovation rate measured by Moore’s Law is faster than innovation rates in the economy as a whole, causing researcher productivity to fall more rapidly than in other sectors of the economy, which are also seeing declines in researcher
productivity. Ibid, 37–44, 49. The semiconductor innovation rate has been fast because demand for computing power is high given its general-purpose economic value. Ibid, 44.

39 Kenneth Flamm, “Measuring Moore’s Law: Evidence from Price, Cost, and Quality Indexes,” April 2018, 7 (Figure 3), 8 (Table 1), 21 (Table 7), 23 (Table 8 and Figure 8), https://www.nber.org/papers/w24553.

40 Compare Intel’s optimistic estimates in Ibid with Global Foundries’ and Handel Jones’ pessimistic estimates in Ibid, 13 (Figures 5–6). See also Jones, “FD SOI Benefits Rise at 14nm”; Khan et al., “Science and research policy at the end of Moore’s law.”


45 Thompson et al., “The Decline of Computers As a General Purpose Technology,” 41. In the early 2000s, approximately 80 percent of TSMC’s sales came from the three leading nodes, but by around 2009, this percentage shrank and stabilized at approximately 55 percent. Ibid.


49 Brown et al., Chips and Change, 42.

50 These factors explain why new nodes continue to be introduced at all. Other factors that are difficult to measure and validate include hopes that unexpected innovations make new nodes more profitable than they currently appear and marketing benefits for being seen as a technology leader for any company at a leading node.


For TSMC data, see TSMC, “Logic Technology.”


with Intel's reported speed improvements: given tradeoffs between further improvements in speed and efficiency, Intel may have chosen efficiency.


58 For some chip designs, interconnect delays can nevertheless bottleneck speeds for the chip as a whole. As a result, transistor speed gains are not always realized as chip speed gains.

59 CPU efficiency data is based on measurements of AMD CPUs, as reported in Figure 1. The last empirical study of AMD CPU efficiency was published around the time of the 10 nm node’s introduction. Therefore, we do not include values for 7 and 5 nm. Additionally, for each node, we use CPU efficiency and speed values according to the time that TSMC introduced the node, as reported in Table 9. Therefore, in Figure 7, TSMC’s data is a better comparison than Intel’s data to the CPU efficiency and speed data, as Intel’s node introduction timeline differs greatly from TSMC’s, especially in recent years as Intel’s node introduction has slowed.


61 Data on cost per computation per second for different GPUs over time are consistent with the hypothesis that relatively more GPU cost improvement has resulted from transistor-level innovation than design-level innovation. “Recent trend in the cost of computing,” AI Impacts, November 11, 2017, https://aiimpacts.org/recent-trend-in-the-cost-of-computing/.
The CPU speed here is based on a benchmark involving integer calculations. Other benchmarks may involve calculations that exhibit improved speed and efficiency as a result of design innovations across the 65 nm to 5 nm nodes.


Sperling, “Why Scaling Must Continue.” Potentially slowing improvements in transistor density have also incentivized specialization as discussed in Section V. Some go further and argue that specialization is purely a response to this slowing, and is not itself a factor driving transistor density increases.

This observation is called Amdahl’s Law.

Brown et al., *Chips and Change*, 157–158.


70 ASICs specific to AI uses go by many names, such as tensor processing units (TPUs), neural processing units (NPUs), and intelligence processing units (IPUs).

71 Batra et al., “Artificial-intelligence hardware,” Exhibit 6; Dario Amodei and Danny Hernandez, “AI and Compute,” OpenAI, May 16, 2018, https://openai.com/blog/ai-and-compute/ (see “Eras” section); Ben-Nun, “Demystifying Parallel and Distributed Deep Learning,” 1:7 (Figure 3a).


74 However, both ASICs and FPGAs typically sacrifice inference accuracy compared to CPUs and GPUs. Brandon Reagen, Paul Whatmough, Robert Adolf, Saketh Rama, Hyunkwang Lee, Sae Kyu Lee, José Miguel Hernández-Lobato, Gu-Yeon Wei, and David Brooks, “Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators,” 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), August 25, 2016, 1 (Figure 1), https://ieeexplore.ieee.org/document/7551399. For example, ASICs and FPGAs may implement lower precision computing than CPUs and GPUs, resulting in more opportunities for inference errors.

75 Batra et al., “Artificial-intelligence hardware,” Exhibit 6; David Patterson, “Domain-Specific Architectures for Deep Neural Networks,” Google, April 2019, 53, http://www-inst.eecs.berkeley.edu/~cs152/sp19/lectures/L20-DSA.pdf (the TPU v1 is used only for inference, but the TPU v2/v3 is used for both training and inference); Amodei et al., “AI and Compute” (see “Eras” section.)


78 GPUs may also be more popular than other AI chips due to lock-in of customer use of the GPU-maker Nvidia’s supporting software CUDA, which translates AI code written by programmers to different types of machine code that can run on a variety of GPUs. Jeffrey Ding, “ChinAI # 71: What I Got Wrong re: Entity List & Chinese AI Startups,” *ChinAI Newsletter*, October 21, 2019, https://chinai.substack.com/p/chinai-71-what-i-got-wrong-re-entity.


80 Ibid, 22.

A few supercomputers are optimized for AI, such as a new MIT Lincoln Lab supercomputer. Kylie Foy, “Lincoln Laboratory’s new artificial intelligence supercomputer is the most powerful at a university,” *MIT News*, September 27, 2019, http://news.mit.edu/2019/lincoln-laboratory-ai-supercomputer-tx-gaia-0927. Google found that it takes weeks to months for training production runs on its TPU v1, and proposes that DNN supercomputers using its TPU v2/v3 are suitable for large training runs. Patterson, “Domain-Specific Architectures,” 40–41.


Reagen, “Minerva,” 1 (Figure 1).

As discussed in Appendix D, older nodes in our model require larger chips to achieve the same transistor count as a 5 nm node chip. Alternatively, if chips at each node are assumed to be the same size, then the equivalent interpretation is that more chips are produced at older nodes to achieve the same transistor count as the 5 nm node. Given the first interpretation—equivalent-transistor-count chips rather than equivalent-size chips—for nodes larger than 5 nm, volume is smaller than 5 million, as that lower volume would be equivalent to a volume of 5 million chips at the 5 nm node. Additionally, depending on the scenario being modeled, we could have instead assumed that chip design costs for trailing nodes are zero, as the fabless firm could use its old design.

For trailing node chips, operating costs in 2020 dominate production costs in 2020 because the capital used to produce trailing node in 2020 has depreciated. Therefore, capital consumed when producing a trailing chip in 2020 is dramatically lower than it would
have been when that trailing node chip was first introduced for mass production. If our model
does not include depreciation, then for all nodes, chip production and operating costs differ
by less than a factor of three. See Appendix D for more details on the methodology for
capital depreciation.

92 We observe a similar pattern between other successive nodes (e.g. between 7 nm and 10
nm and between 10 nm and 16/12 nm).

93 For all comparisons except the 7 versus 5 nm comparison, we use a modified version of
the model described in detail in Appendix D. The modified version assumes that for each
comparison, the current year is the newer node’s introduction year. This causes the
depreciation rates to differ for each comparison. For example, with the 10 versus 7 nm
comparison, net depreciation would be 0% in 2018 Q3 (the 7 nm introduction time) and
30.5% in 2017 Q2 (the 10 nm introduction time).

94 Microsoft replaces its server FPGAs after three years. Dan Fay and Derek Chiou, “The
Catapult Project - An FPGA view of the Data Center,” Microsoft Research, 2018, 2,
http://www.prime-project.org/wp-content/uploads/sites/206/2018/02/Talk-7-Dan-
Fay-The-Catapult-Project-%E2%80%93-An-FPGA-view-of-the-Data-Center.pdf. In a similar
vein, Intel reports that servers over 4 years in age provide only 4% of performance capability
but are responsible for 65% of energy consumption. “Updating IT Infrastructure,” Intel IT
Center, December 2013, 5,
refresh-planning-guide.pdf. Companies with high variance in demand may keep older
servers in their racks for use only during demand surges. Amy Nordrum, “How Facebook
Keeps Messenger From Crashing on New Year’s Eve,” IEEE Spectrum, December 28, 2018,
https://spectrum.ieee.org/tech-talk/computing/software/how-facebook-software-
engineers-prepare-messenger-for-new-years-eve.

95 The node transition economics calculations in Figure 9 rely on an idealized model
involving the manufacture of only a single type of chip—a generic GPU. In reality, many
different types of chips are manufactured and may start using newly introduced nodes at
varying times after their introduction. Immediately after a node is introduced, new mobile
chips (such as a mobile system-on-a-chip) often use that node. By comparison, a node may
be one or two years old before desktop- and server-grade chips including GPUs use that
node. Given these real-world complications, the time-of-use values in Figure 9 only
approximate their real-world counterparts. However, our finding of an increasing expected
time-of-use for chips for newer nodes should be robust to changing assumptions on the types
of manufactured chips and their differing lags before using newly introduced nodes.

96 Although these numbers are based on the market value of cloud compute, that likely
overstates the cost of DeepMind’s access to its sister company Google’s TPUs. Jeffrey Shek,
“Takeaways from OpenAI Five (2019),” Towards Data Science, April 23, 2019,

97 Dan Huang, “How much did AlphaGo Zero cost?”, 2019,
These computing costs contributed to DeepMind’s $572 billion in losses in 2018 and over $1 billion in losses between 2016 and 2018. Gary Marcus, “DeepMind’s Losses and the
Future of Artificial Intelligence,” Wired, August 14, 2019,

OpenAI, Form 990 for fiscal year ending Dec. 2017, 11,

Operating Costs (updated),” August 8, 2019,

A single training run is more compute-intensive than inference of the same AI algorithm.
For example, DeepMind’s AlphaZero experiment was trained in two steps, the first requiring
5,000 TPUv1s in parallel and the second requiring 64 TPUv2s in parallel. By contrast,
inference required only 4 TPUs in parallel. However, inference is performed many times on
an AI algorithm while training is performed only once. Therefore, as many as five times as
many AI chips may be allocated to inference as to training. Gaurav Batra, Zach Jacobson,
Siddarth Madhav, Andrea Queirolo, and Nick Santhanam, “Artificial-intelligence hardware:
New opportunities for semiconductor companies” (McKinsey & Company, January 2019),
increase training capacity, companies can reallocate chips from inference to training.
Amodei et al., “AI and Compute.” However, as leading node AI chips are much more than
time as cost-effective as CPUs or trailing node AI chips, users without access to leading
node AI chips will still face prohibitive costs. Moreover, swiftly switching from inference to
training is not viable for many AI chips that are suitable for one but not the other. Google’s
TPUs are an exception, but Google does not sell its high-end TPUs directly; instead, it sells
cloud-compute access to its TPUs.

François Chollet, “Xception: Deep Learning with Depthwise Separable Convolutions,”

Chen Huiling, “Will ‘Open-Source Traps’ Like TensorFlow Strangle China’s AI
Companies?”, DeepTech official WeChat microblog, June 10, 2019,
https://mp.weixin.qq.com/s?__biz=MzA3NTIyODUzNA==&mid=2649570328&idx=1&sn=cdf2a32921732f18812b4aa5d5b91971&chksm=876a2801b01da117e433d7914e46a6aa83b8e573481053667afee66559e0a5725f6876c0c0d8&scene=21.

Nvidia acquired the networking company Mellanox to develop and use its networking
technology to enable more GPU parallelism for AI. Tiffany Trader, “Why Nvidia Bought
Mellanox: ‘Future Datacenters Will Be…Like High Performance Computers,” HPC Wire,

Tom Simonite, “To Power AI, This Startup Built a Really, Really Big Chip,” Wired, August
is now selling a computing system that includes the Wafer Scale Engine chip. Danny

106 Amodei et al., “AI and Compute” (see Appendix: Recent novel results that used modest amounts of compute.)


111 Although Google prefers calling its TPU a domain-specific architecture (DSA) rather than an ASIC. David Patterson, “Domain-Specific Architectures,” 39.


We thank Lorand Laskai for his insights and data collection on the Chinese AI chip industry.


Joel Hruska, “Chinese Vendor Designs PCIe 4.0 GPU, Targets GTX 1080 Performance,” ExtremeTech, August 13, 2019, https://www.extremetech.com/computing/297099-chinese-vendor-designs-pcie-4-0-gpu-targets-gtx-1080-performance. As Jingjia’s GPUs are used by the Chinese military, Jingjia may be using China’s domestic fab SMIC, which has 28 nm fabs. Jingjia’s first-generation GPU, the JM5400, was fabricated at 65 nm. Their upcoming GPUs remain at 28 nm. Mark Tyson, “Jingjia Micro developing GTX1080...


124 For more discussion on why AI chips are less likely to use the leading node than CPUs, see Khazree, “Moonwalk.”


127 SEMI, *World Fab Forecast*, May 2019 edition. “Logic chips” broadly includes chips that make calculations such as AI chips and CPUs. Only 8.5 percent of global chip fab capacity is configured to fabricate logic chips at ≤16 nm—this value represents the intersection of global chip fab capacity suited to logic chips (40.6 percent) and suited to ≤16 nm chips (26.5 percent).


Khazree, “Moonwalk,” 6 (Figure 3.)

To enhance its semiconductive properties, silicon is typically mixed with added impurities called “dopants.” Common dopants include boron, phosphorus, arsenic, and gallium.

Interconnects were historically made of aluminum but now more commonly made of copper or cobalt.

These seven gates are: AND, OR, XOR, NOT, NAND, NOR and XNOR.


Inference involves a forward pass through the DNN to classify unlabeled data to yield a label. Training involves additional computations. First, the classification of training data from a forward pass is compared with an existing correct label to determine the degree of classification error. Second, a “gradient descent” computation backward propagates the error through the DNN to update the DNN’s parameters to better match and learn from the training data. Michael Andersch, “Inference: The Next Step in GPU-Accelerated Deep Learning,” NVIDIA Developer Blog, November 11, 2015, https://devblogs.nvidia.com/inference-next-step-gpu-accelerated-deep-learning/.

Other calculations important for DNNs include “vector operations, application of convolutional kernels, and other dense linear algebra calculations.” Jeffrey Dean, “The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design,” November 13, 2019, 6, https://arxiv.org/abs/1911.05289. Essentially all of these operations can be implemented as a series of multiply-accumulate operations.

Tiernan Ray, “AI is changing the entire nature of compute,” ZDNet, June 30, 2019, https://www.zdnet.com/article/ai-is-changing-the-entire-nature-of-compute/; Deloitte, “Hitting the accelerator,” 22 (note 12). This massively parallel architecture is an example of
“single instruction multiple data” (SIMD), i.e. identical operations performed on different data, unlike “multiple instruction multiple data” (MIMD), i.e. different operations performed on different data. Hennessy et al., “New Golden Age,” 52.

151 Leading node AI chips, due to extreme transistor densities achieved, may produce too much heat if all execution units are run simultaneously. This is due to increasing power consumption per unit chip area for recent nodes. Ibid, 52. Consequently, some execution units of a chip must be turned off while others operate to prevent overheating. This limits parallelism. The turned-off execution units are called “dark silicon.” Nikos Hardavellas, Michael Ferdman, Babak Falsafi, and Anastasia Ailamaki, “Toward Dark Silicon in Servers,” IEEE Computer Society, July/August 2011, https://infoscience.epfl.ch/record/168285/files/darksilicon_ieemicro11.pdf.

152 In one example, CPUs achieve a 212x speed increase for matrix multiplication by using four types of parallelism in combination. Patterson et al., Computer Organization, 562. Consistent with this speed increase, in 2018, Intel said they had modified their CPUs (e.g. Xeon) over the previous several years to improve AI algorithm training performance by 200x. Stephen Nellis, “Intel sold $1 billion of artificial intelligence chips in 2017,” Reuters, August 8, 2018, https://www.reuters.com/article/us-intel-tech/intel-sold-1-billion-of-artificial-intelligence-chips-in-2017-idUSKBN1KT2GK. By comparison, GPUs can perform thousands of parallel computations. Patterson et al., Computer Organization, 524-525.


155 Ben-Nun et al., “Demystifying Parallel and Distributed Deep Learning.”

AI algorithms are typically trained until they reach “convergence,” that is, they reach a low-as-possible inference error rate given the data they were trained on. Larger AI algorithms with more parameters typically require more computing power to train.

156 McCandlish et al., “How AI Training Scales”; see also Rangan Majumder and Junhua Wang, “ZeRO & DeepSpeed: New system optimizations enable training models with over 100 billion parameters,” Microsoft Research Blog, February 13, 2020,


Ray, “AI is changing the entire nature of compute,” In one example, AI chips can also include specialized memory optimized for AI that improves bandwidth by 4.5x to allow storage of large amounts of data needed for AI, albeit at a 3x cost. Batra et al., “Artificial-intelligence hardware.” For an overview of the optimization of different compute elements for AI, see Ibid, Exhibits 1 – 2.


Specifically, TensorFlow’s code runs efficiently on Google’s tensor processing units (TPUs). Hennessy et al., “New Golden Age,” 57.

Matrix multiplication operations run 47x faster when programmed in C versus Python. Ibid, 56.

Ibid, 57.


We exclude results for any mobile system-on-a-chip, which often includes a CPU in combination with an AI chip, because they are less powerful than server and PC chips and therefore less relevant for high-end AI applications. Additionally, other researchers have comprehensively benchmarked these chips. Andrey Ignatov, Radu Timofte, William Chou, Ke Wang, Max Wu, Tim Hartley, and Luc Van Gool, “AI Benchmark: Running Deep Neural Networks on Android Smartphones,” October 15, 2018, 11 (Table 2), https://arxiv.org/abs/1810.01109.

Patterson et al., Computer Organization, 562; Nellis, “Intel sold $1 billion of artificial intelligence chips in 2017.

The GPU vs. CPU results reach 100x as DNN models get large and therefore benefit from parallelism, while the TPU vs. GPU results range between 1-10x depending on the types of DNNs and the model size. Yu Emma Wang, Gu-Yeon Wei, and David Brooks, “Benchmarking TPU, GPU, and CPU Platforms for Deep Learning,” October 22, 2019, 8–10 (Figures 8–10).

“MLPerf Training v0.6 Results,” MLPerf, July 10, 2019, https://mlperf.org/training-results-0-6. The values in the table represent comparisons for the same number of TPUs and GPUs.


“Improved” means a version of the first generation TPU with improved memory. The values represent a weighted average across types of DNNs, where the weights represent industry-wide usage of each type. Jouppi et al., “Tensor Processing Unit,” 8–9.


The presented results compare optimal threading for the server class Intel Xeon CPUs, and includes tests only where the Nvidia GTX 1080 outperformed other GPUs, which includes all tests but one. Shaohuai Shi, Qiang Wang, Pengfei Xu, and Xiaowen Chu, “Benchmarking
State-of-the-Art Deep Learning Software Tools,” February 17, 2017, 6 (Table 7),

179 Robert Adolf, Saketh Rama, Brandon Reagen, Gu-Yeon Wei, and David Brooks, “Fathom:
Reference Workloads for Modern Deep Learning Methods,” August 23, 2016, 7 (Figure 5),
https://arxiv.org/abs/1608.06581. Google claims its inference results differ from
Harvard’s because Harvard’s “CPU and GPU are not server-class, the CPU has only four
cores, the applications do not use the CPU’s AVX instructions, and there is no response-time

180 For the training benchmark, only gradient computatio
n is done, not the entire training
process including updating weights. The ranges represent the best-performing frameworks for
both the GPU and CPU, and best-performing multithreading for the CPU. Soheil Bahrampour,
Naveen Ramakrishnan, Lukas Schott, and Mohak Shah, “Comparative Study of Caffe, Neon,
Theano, and Torch for Deep Learning.” /ICLR 2016, 2016, 5 (Table 3), 6 (Table 4), 8 (Table
6), https://openreview.net/pdf?id=q7kEN7WoXU8LEkD3i7BQ.

181 Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A. Horowitz, and
William J. Dally, “EIE: Efficient Inference Engine on Compressed Deep Neural Network,”

182 LiKamWa et al., “RedEye,” 263.

183 The efficiency results for maximum batching, and the speed results compare the fastest
respective frameworks for the GPU and CPU. Da Li, Xinbo Chen, Michela Becchi, Ziliang
Zong, “Evaluating the Energy Efficiency of Deep Convolutional Neural Networks on CPUs
and GPUs,” 2016 IEEE International Conferences on Big Data and Cloud Computing, Social
Computing and Networking, Sustainable Computing and Communications, October 31,
2016, 3 (Figure 2), 5 (Figure 4), 6 (Figure 6),

184 Shaoli Liu, Zidong Du, Jinhua Tao, Dong Han, Tao Luo, Yuan Xie, Yunji Chen, and Tianshi
Chen, “Cambricon: an instruction set architecture for neural networks,” /ISCA ’16:
Proceedings of the 43rd International Symposium on Computer Architecture, June 2016,
400, 401, 403 (Figures 12–13) https://dl.acm.org/citation.cfm?id=3001179.

185 Some results are based on a combined use of a DNN and Gaussian mixture model.
Johann Hauswald, Michael A. Laurenzano, Yunqi Zhang, Cheng Li, Austin Rovinski, Arjun
Khurana, Ronald G. Dreslinski, Trevor Mudge, Vinicius Petrucci, Lingjia Tang, and Jason
Mars, “Sirius: An Open End-to-End Voice and Vision Personal Assistant and Its Implications
for Future Warehouse Scale Computers,” /ASPLOS ’15: Proceedings of the Twentieth
International Conference on Architectural Support for Programming Languages and
Operating Systems, March 2015, 231 (Table 5), 232 (Figure 15),

186 We report results where the calculations utilize batching, not results without batching.
Johann Hauswald, Yiping Kang, Michael A. Laurenzano, Quan Chen, Cheng Li, Trevor
Mudge, Ronald G. Dreslinski, Jason Mars, and Lingjia Tang, “DjiNN and Tonic: DNN as a
Service and Its Implications for Future Warehouse Scale Computers,” /ISCA ’15, June 2015,
5 (Table 1), 8 (Figure 10),


188 Kalin Ovtcharov, Olatunji Ruwase, Joo-Young Kim, Jeremy Fowers, Karin Strauss, and Eric S. Chung, “Toward accelerating deep learning at scale using specialized hardware in the datacenter,” 2015 IEEE Hot Chips 27 Symposium, July 7, 2016, 35,

189 Lukas Cavigelli, Michele Magno, and Luca Benini, “Accelerating real-time embedded scene labeling with convolutional networks,” DAC ’15: Proceedings of the 52nd Annual Design Automation Conference, June 2015, 4 (Table 2),
https://dl.acm.org/citation.cfm?id=2744788.

190 Clement Farabet, Berin Martini, Benoit Corda, Polina Akselrod, Eugenio Culurciello, and Yann LeCun, “NeuFlow: A Runtime Reconfigurable Dataflow Processor for Vision,” CVPR 2011 Workshops, August 12, 2011, 115 (Table 5),

191 Jonathan Raiman, Przemysław Dębik, Brooke Chan, Jie Tang, Michael Petrov, Christy Dennison, David Farhi, Susan Zhang, Filip Wolski, Szymon Sidor, Jakub Pachocki, Henrique Ponde, Greg Brockman, “OpenAI Five,” OpenAI, June 25, 2018,
https://openai.com/blog/openai-five/.

192 “NVIDIA Tesla P100 PCIe 16 GB,” TechPowerUp, accessed January 4, 2020,

193 We estimated chips per wafer by assuming that chips are square-shaped, separated from other chips by scribe lines with widths of 100 microns, and do not extend less than 3 millimeters from the wafer’s edge. We performed the calculations based on the calculator provided in “Die Per Wafer Formula and (free) Calculator,” anysilicon, April 9, 2013,
https://anysilicon.com/die-per-wafer-formula-free-calculators/. We then multiplied the result by 85 percent to account for an 85 percent yield. “Yield” refers to the percentage of chips successfully fabricated without errors. Josef Biba, “Yield Calculation,” Advanced MOSFETs and Novel Devices, University of Munich, Munich, Germany, 6,
https://dokumente.unibw.de/pub/bscw.cgi/d10465215/%C3%9Cbung-1.pdf.

194 We calculate the 5 nm GPU’s transistor density as: (Nvidia Tesla P100 16 nm GPU transistor density x TSMC 5 nm node transistor density) / TSMC 16/12 nm node transistor density = (25 MTr/mm² x 171.3 MTr/mm²) / 28.9 MTr/mm² = 148.2 MTr/mm².

195 For 5, 7, 10, and 16/12 nm densities, see David Schor, “TSMC Starts 5-Nanometer Risk Production,” WikiChip Fuse, April 6, 2019,
For 20 nm density, we interpolate between 16/12 nm...

196 The IBS data do not appear to adjust for inflation. For our calculations, we convert all values to equivalent 2020 USD values.


198 For example, the 7 nm node requires chips with 1.8x the chip area as 5 nm node chips. This means the 7 nm design cost per chip is determined by 5,000,000 but then multiplying by 1.8.

199 Our model imagines a 5 nm-equivalent transistor count for each node. Naively, this may suggest that design costs should be similar across nodes. However, we assume that chips at nodes larger than 5 nm use designs appropriate to their nodes, and if necessary, use duplicate logic blocks to achieve the 5 nm-equivalent transistor count.

200 TechPowerUp, “NVIDIA Tesla P100 PCIe 16 GB.”


202 Amodei et al., “AI and Compute.”

203 We use the formula: average power consumption = power consumption at idle + (utilization * (1 - power consumption at idle)). We neglect several complicating factors. First, GPUs exhibit a non-linear relationship between utilization and power consumption, for example Nvidia Volta V100’s “most efficient range on the curve might be 50-60% of TDP, where the GPU still attains 75-85% of maximum performance.” Nvidia, “Nvidia Tesla V100 GPU Architecture,” 11. Second, Nvidia does not publish figures on power consumption at idle for its GPUs, and different AI experiments will have different utilization rates and therefore different ratios. Third, actual power consumption can exceed TDP due to cooling requirements and inefficiency in converting AC to low-voltage regulated DC power.
We assume that the GPU is hosted in the cloud and run continuously. One way that cloud providers run chips continuously is by offering preemptable services in which chips experiencing down-time for one customer are rented to other customers. See, e.g. “Preemptible Virtual Machines,” Google Cloud, accessed January 4, 2020, https://cloud.google.com/preemptible-vms/.


For some leading node chip designs, energy costs of communicating data are larger than energy costs of operating transistors and do not show significant node-to-node improvements. Our model does not take into account this complication. However, ongoing research and development is focusing on new methods reduce the energy costs of data communication at leading nodes.

These values approximately match the 2018 values. Therefore, the 2004 to 2018 averages are still valid today.

Data obtained from TSMC, “Financial Results.” The capital depreciation rate is calculated by dividing TSMC’s reported depreciated assets for a given year by its reported net capital assets for that year.

TSMC claims its GigaFabs offer the lowest operating costs and highest flexibility of all fab sizes. “GIGAFAB® Facilities,” TSMC, accessed January 4, 2020, https://www.tsmc.com/english/dedicatedFoundry/manufacturing/gigafab.htm. Larger foundries achieve the greatest economies of scale, but not all firms have sufficient demand to support the largest foundries.

Fabs are frequently expanded and updated over time. However, when estimating capital investment per wafer processed per year, we use original cost and fabrication capacity figures.

Capital investment and annual wafer capacity are from SEMI, World Fab Forecast, May 2019 edition.

The model equates year with the most advanced node in production in that given year, as fabs are largely constructed at the leading node. For example, we assume that a fab constructed in 2011 will predominantly be equipped for the 28 nm node.
In some depreciation schedules, SME fully depreciates in about four years, consistent with our model.

For nodes at 16/12 nm and larger, capital is already fully depreciated at 65%, at which point we define “consumption” as follows. We assume that our use of the 25.29% depreciation rate to calculate capital “consumption” approximately accounts for the yearly likelihood that old capital breaks down or is retired.

Other costs include materials, labor, and R&D. Materials and labor costs are tricky to allocate. Presumably, these costs are more closely correlated with the number of wafers processed than the node of the wafers processed. On the other hand, new nodes typically require more intensive engineering efforts to bring yields up to production levels while more advanced nodes can require more exotic materials. In practice, these costs likely increase sharply as a new node comes online, then eventually decrease to be more closely correlated to quantity of wafers processed than the costs of capital assets used for processing. R&D is likewise tricky to allocate. R&D is primarily motivated by the desire to stay at the leading node, for which TSMC has a near monopoly for foundry services. Samsung is the only other fab operating at 5 nm, but its business operates mostly under an integrated device manufacturer (IDM) model, therefore its foundry services capacity is small compared to TSMC’s. Additionally, TSMC could continue fabrication of chips at older nodes even if R&D ceased. Finally, markup may also vary between nodes. TSMC may place a greater markup on leading node chips on which they have a near monopoly, although declining benefits from leading nodes means that customers could choose older nodes if TSMC introduces too high of a markup.

Our calculated foundry sale prices per wafer for each node are close to 2018 estimates of foundry revenue per logic wafer by IC Insights: $1,800 for 90 nm, $2,110 for 65 nm, $2,655 for 45/40 nm, $3,010 for 28 nm, and $6,050 for ≤20 nm. “Advanced Technology Key to Strong Foundry Revenue per Wafer,” IC Insights, October 12, 2018, http://www.icinsights.com/news/bulletins/advanced-technology-key-to-strong-foundry-revenue-per-wafer/.

The Semiconductor Industry Association (SIA) reports an annual industry cost of $0.57 per chip. Semiconductor Industry Association, “2019 SIA Databook,” 2019, iv, https://www.semiconductors.org/wp-content/uploads/2019/07/2019-SIA-Databook-For-Purchase-TOC.pdf. This calculation includes sales of all chips, discretes, sensors, and optoelectronics, many of which are low cost. However, GPUs are among the most expensive chips in production, which is why our per-chip GPU costs differ from SIA’s industry-wide calculations.

The modeled 90 nm chip technically cannot be manufactured on a 300 mm wafer, as Table 7 says only 0.7 90 nm node chips fit on a 300 mm wafer. But in reality, no companies are attempting to manufacture wafer scale 90 nm node chips. Instead, the model should be interpreted as quantifying the cost, at each node, of an equivalent number of transistors as a 5 nm chip with an area of 610 mm$^2$. This means the model could equivalently be interpreted as accounting for multiple 90 nm node chips totaling the transistor count of one 5 nm chip.

Up to the 7 nm node, the quarter is based on when TSMC first reported at least 1% of its revenue from that node. TSMC, “Financial Results.” TSMC is planning mass production of 5


223 Ibid, 21.


225 We lack access to data on assembly, test, and packaging costs by node. Therefore, we use the same industry-wide percentage for each node.